| Date | Thu, 12 Jan 2023 09:33:53 +0100 | From | Pierre Gondois <> | Subject | Re: [PATCH v2 13/23] arm64: dts: Update cache properties for microchip |
| |
(subset for cc list) Hello, Just a reminder in case the patch was forgotten, Regards, Pierre
On 11/7/22 16:57, Pierre Gondois wrote: > The DeviceTree Specification v0.3 specifies that the cache node > 'compatible' and 'cache-level' properties are 'required'. Cf. > s3.8 Multi-level and Shared Cache Nodes > The 'cache-unified' property should be present if one of the > properties for unified cache is present ('cache-size', ...). > > Update the Device Trees accordingly. > > Signed-off-by: Pierre Gondois <pierre.gondois@arm.com> > --- > arch/arm64/boot/dts/microchip/sparx5.dtsi | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/arch/arm64/boot/dts/microchip/sparx5.dtsi b/arch/arm64/boot/dts/microchip/sparx5.dtsi > index 2dd5e38820b1..c4bca23b96b9 100644 > --- a/arch/arm64/boot/dts/microchip/sparx5.dtsi > +++ b/arch/arm64/boot/dts/microchip/sparx5.dtsi > @@ -52,6 +52,7 @@ cpu1: cpu@1 { > }; > L2_0: l2-cache0 { > compatible = "cache"; > + cache-level = <2>; > }; > }; >
|