lkml.org 
[lkml]   [2021]   [Jan]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
Patch in this message
/
From
Subject[RFC 1/2] dt-bindings: clk: versaclock5: Add load capacitance properties
Date
There are two registers which can set the load capacitance for
XTAL1 and XTAL2. These are optional registers when using an
external crystal. Update the bindings to support them.

Signed-off-by: Adam Ford <aford173@gmail.com>
---
.../devicetree/bindings/clock/idt,versaclock5.yaml | 12 ++++++++++++
1 file changed, 12 insertions(+)

diff --git a/Documentation/devicetree/bindings/clock/idt,versaclock5.yaml b/Documentation/devicetree/bindings/clock/idt,versaclock5.yaml
index 2ac1131fd922..e5e55ffb266e 100644
--- a/Documentation/devicetree/bindings/clock/idt,versaclock5.yaml
+++ b/Documentation/devicetree/bindings/clock/idt,versaclock5.yaml
@@ -59,6 +59,18 @@ properties:
minItems: 1
maxItems: 2

+ idt,xtal1-load-femtofarads:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ minimum: 9000
+ maximum: 25000
+ description: Optional loading capacitor for XTAL1
+
+ idt,xtal2-load-femtofarads:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ minimum: 9000
+ maximum: 25000
+ description: Optional loading capacitor for XTAL2
+
patternProperties:
"^OUT[1-4]$":
type: object
--
2.25.1
\
 
 \ /
  Last update: 2021-01-06 18:42    [W:0.138 / U:0.232 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site