lkml.org 
[lkml]   [2023]   [Oct]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH 0/6] arm64: dts: renesas: Add SDHI1 and SDHI2 for RZ/G3S
Date
From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>

Hi,

This series enables Renesas RZ/G3S (R9A08G045) SDHI1 and SDHI2 clocks and
resets and adds proper DT entries. SDHI1 is connected to a uSD interface
available on Smarc-II carrier board while SDHI2 is connected to a
uSD interface available on RZ/G3S Smarc Module (SoM).

Along with SDHI1 and SDHI2 support I've added 2 small cleanup patches
(patch 1/6 and 6/6).

Please not that series is based on patches at [1].

Thank you,
Claudiu Beznea

[1] https://lore.kernel.org/all/20231006103959.197485-1-claudiu.beznea.uj@bp.renesas.com/

Claudiu Beznea (6):
clk: renesas: rzg2l: Use %x format specifier to print CLK_ON_R()
clk: renesas: r9a08g045: Add clock and reset support for SDHI1 and
SDHI2
arm64: dts: renesas: r9a08g045: Add nodes for SDHI1 and SDHI2
arm64: dts: renesas: rzg3s-smarc-som: Enable SDHI2
arm64: dts: renesas: rzg3s-smarc: Enable SDHI1
arm64: dts: renesas: rzg3s: Fix dtbs_check

arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 31 +++++++++
.../boot/dts/renesas/rzg3s-smarc-som.dtsi | 62 ++++++++++++++++-
arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi | 66 +++++++++++++++++++
drivers/clk/renesas/r9a08g045-cpg.c | 34 ++++++++++
drivers/clk/renesas/rzg2l-cpg.c | 2 +-
5 files changed, 193 insertions(+), 2 deletions(-)

--
2.39.2

\
 
 \ /
  Last update: 2023-10-10 15:28    [W:1.156 / U:0.072 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site