lkml.org 
[lkml]   [2014]   [Apr]   [17]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH 0/2] Add PCI mode support for BayTrail LPSS SPI
Date
From: Chew, Chiau Ee <chiau.ee.chew@intel.com>

Hi,

BayTrail LPSS subsystem consists of one SPI host which can be PCI
enumerated. PXA2XX PCI layer used to support only CE4100's SPI. Thus,
we convert it into a generic PCI layer to add support for LPSS
SPI as well.

Since PCI mode LPSS SPI does not rely on common clock framework, we
need a mechanism to pass in the host supported clock rate to core layer.
Thus, we introduced a new member known as "max_clk_rate" under struct
pxa2xx_spi_master which can be used in PCI glue layer to pass in
host supported clock rate info.

Chew, Chiau Ee (2):
spi/pxa2xx-pci: Add PCI mode support for BayTrail LPSS SPI
spi/pxa2xx-pci: Pass host clock rate info from PCI glue layer

Documentation/spi/pxa2xx | 3 ++
drivers/spi/spi-pxa2xx-pci.c | 79 ++++++++++++++++++++++++++++++++--------
drivers/spi/spi-pxa2xx.c | 2 +
include/linux/spi/pxa2xx_spi.h | 1 +
4 files changed, 70 insertions(+), 15 deletions(-)

--
1.7.4.4



\
 
 \ /
  Last update: 2014-04-17 12:21    [W:0.096 / U:2.272 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site