lkml.org 
[lkml]   [2012]   [Sep]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: [PATCH 02/31] perf, x86: Basic Haswell PMU support
From
Date
On Thu, 2012-09-27 at 21:31 -0700, Andi Kleen wrote:
> /*
> + * Also filter out TSX bits.
> + */
> +#define TSX_FIXED_EVENT_CONSTRAINT(c, n) \
> + EVENT_CONSTRAINT(c, (1ULL << (32+n)), \
> + X86_RAW_EVENT_MASK|HSW_INTX|HSW_INTX_CHECKPOINTED)

How volatile are those bits? Will the re-appear in future chips or are
they prone to get re-assigned different semantics in future chips?

If they're 'stable' we might as well add then to FIXED_EVENT_CONSTRAINT,
its not like those bits would ever appear on previous hardware.


\
 
 \ /
  Last update: 2012-09-28 11:41    [W:0.289 / U:0.352 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site