Messages in this thread | | | From | Elaine Zhang <> | Subject | [PATCH v2 0/3] clk: rockchip: add GATE_LINK | Date | Fri, 28 Jul 2023 10:08:07 +0800 |
| |
Recent Rockchip SoCs have a new hardware block called Native Interface Unit (NIU), which gates clocks to devices behind them. These effectively need two parent clocks. Use GATE_LINK to handle this.
change in V2: [PATCH v2 1/3]: fix reported warnings [PATCH v2 2/3]: Bindings submit independent patches [PATCH v2 3/3]: fix reported warnings
Elaine Zhang (3): clk: rockchip: add support for gate link dt-bindings: clock: rk3588: export PCLK_VO1GRF clk id clk: rockchip: rk3588: Adjust the GATE_LINK parameter
drivers/clk/rockchip/Makefile | 1 + drivers/clk/rockchip/clk-gate-link.c | 189 ++++++++++++++++++ drivers/clk/rockchip/clk-rk3588.c | 110 +++++----- drivers/clk/rockchip/clk.c | 7 + drivers/clk/rockchip/clk.h | 22 ++ .../dt-bindings/clock/rockchip,rk3588-cru.h | 3 +- 6 files changed, 280 insertions(+), 52 deletions(-) create mode 100644 drivers/clk/rockchip/clk-gate-link.c
-- 2.17.1
| |