Messages in this thread Patch in this message | | | From | Stanley Chang <> | Subject | [PATCH v2 2/2] dt-bindings: usb: snps,dwc3: Add 'snps,global-regs-starting-offset' quirk | Date | Thu, 13 Apr 2023 12:25:03 +0800 |
| |
Add a new 'snps,global-regs-starting-offset' DT to dwc3 core to remap the global register start address
The RTK DHC SoCs were designed the global register address offset at 0x8100. The default address is at DWC3_GLOBALS_REGS_START (0xc100). Therefore, add the property of device-tree to adjust this start address.
Signed-off-by: Stanley Chang <stanley_chang@realtek.com> --- v1 to v2 change: 1. Change the name of the property "snps,global-regs-starting-offset". --- Documentation/devicetree/bindings/usb/snps,dwc3.yaml | 7 +++++++ 1 file changed, 7 insertions(+)
diff --git a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml index be36956af53b..5cbf3b7ded04 100644 --- a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml +++ b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml @@ -359,6 +359,13 @@ properties: items: enum: [1, 4, 8, 16, 32, 64, 128, 256] + snps,global-regs-starting-offset: + description: + value for remapping global register start address. For some dwc3 + controller, the dwc3 global register start address is not at + default DWC3_GLOBALS_REGS_START (0xc100). This property is added to + adjust the address. + port: $ref: /schemas/graph.yaml#/properties/port description: -- 2.34.1
| |