Messages in this thread | | | Date | Mon, 15 Aug 2022 13:16:19 +0100 | From | Marc Zyngier <> | Subject | Re: [PATCH v6 0/1] Add Polarfire SoC GPIO support |
| |
On 2022-08-15 13:08, lewis.hanly@microchip.com wrote: > From: Lewis Hanly <lewis.hanly@microchip.com> > > > Add a driver to support the Polarfire SoC gpio controller. > Tested with latest 5.19 kernel. > > MPFS gpio interrupts are connected to IOMUX configured by system > register GPIO_INTERRUPT_FAB_CR(31:0). Interrupt connection for > some GPIO's to the PLIC (Platform Level Interrupt Controller) can be > shared (not directly connected) or direct if connection is available. > > previously upstreamed dt-bindings: gpio: microchip,mpfs-gpio.yaml > > Changes in v6 > Fixed typo causing compile issue with kernel 6.0-rc1
3 versions in just over 5 hours. How about taking a step back and *wait* for people to review this code? It isn't like this is going to be merged tomorrow anyway...
The expected rate for new versions of a patch is about once a week (see Documentation/process/submitting-patches.rst).
M. -- Jazz is not dead. It just smells funny...
| |