lkml.org 
[lkml]   [2022]   [Jun]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [PATCH v2 18/20] arm64: dts: nuvoton: Add initial NPCM8XX device tree
From
On 10/06/2022 09:57, Geert Uytterhoeven wrote:
>> "+ cpu0: cpu@0 {
>> + device_type = "cpu";
>> + compatible = "arm,cortex-a35";
>> + clocks = <&clk NPCM8XX_CLK_CPU>;
>> + reg = <0x0 0x0>;
>> Why do you have two address cells? A bit more complicated and not
>> necessary, I think."
>> the arm,cortex-a35 is 64 Bit this is why we use #address-cells = <2>;
>> and therefore reg = <0x0 0x0>;
>
> These addresses are not addresses on the main memory bus (which
> is indeed 64-bit), but on the logical CPU bus.
> Now, Documentation/devicetree/bindings/arm/cpus.yaml says you can
> have #address-cells = <2> if you have non-zero MPIDR_EL1 high bits.
>

Thanks Tomer and Geert for explanation. OK for me.


Best regards,
Krzysztof

\
 
 \ /
  Last update: 2022-06-10 12:00    [W:0.114 / U:0.828 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site