lkml.org 
[lkml]   [2022]   [Feb]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRE: [PATCH v9 05/10] dt-bindings: clock: Add bindings for SP7021 clock driver
Date
> > +examples:
> > + - |
> > + clkc: clock-controller@9c000000 {
> > + compatible = "sunplus,sp7021-clkc";
> > + #clock-cells = <1>;
> > + reg = <0x9c000000 0x280>;
> > + clocks = <&extclk>, <&clkc PLL_SYS>;
>
> Except the warning pointed out by Rob's bot, it looks like you feed this
> clock-controller with a clock from itself. Is there a point to express
> it in DTS at all?

Yes, pllsys is an internal clock, but it also as a parent clock for some other
clocks in this clock-controller.


\
 
 \ /
  Last update: 2022-02-28 07:35    [W:0.129 / U:0.204 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site