lkml.org 
[lkml]   [2015]   [Sep]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
Patch in this message
/
From
Subject[PATCH] Staging: rtl8712: rtl8712_syscfg_bitdef.h: Coding style warnings fix for block comments
Date
This patch is to the rtl8712_syscfg_bitdef.h file that fixes up
following warning reported by checkpatch.pl :

-Block comments use a trailing */ on a separate line

Signed-off-by: Punit Vara <punitvara@gmail.com>
---
drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h | 54 ++++++++++++++++---------
1 file changed, 36 insertions(+), 18 deletions(-)

diff --git a/drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h b/drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h
index eed09c8..071b4b7 100644
--- a/drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h
+++ b/drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h
@@ -67,12 +67,16 @@
#define SYS_CLKSEL_SHT 0
#define SYS_CLKSEL BIT(SYS_CLKSEL_SHT) /* System Clock 80MHz*/
#define PS_CLKSEL_SHT 1
-#define PS_CLKSEL BIT(PS_CLKSEL_SHT) /*System power save
- * clock select.*/
+#define PS_CLKSEL BIT(PS_CLKSEL_SHT) /*
+ * System power save
+ * clock select.
+ */
#define CPU_CLKSEL_SHT 2
-#define CPU_CLKSEL BIT(CPU_CLKSEL_SHT) /* System Clock select,
+#define CPU_CLKSEL BIT(CPU_CLKSEL_SHT) /*
+ * System Clock select,
* 1: AFE source,
- * 0: System clock(L-Bus)*/
+ * 0: System clock(L-Bus)
+ */
#define INT32K_EN_SHT 3
#define INT32K_EN BIT(INT32K_EN_SHT)
#define MACSLP_SHT 4
@@ -84,11 +88,15 @@
#define RING_CLK_EN_SHT 13
#define RING_CLK_EN BIT(RING_CLK_EN_SHT)
#define SWHW_SEL_SHT 14
-#define SWHW_SEL BIT(SWHW_SEL_SHT) /* Load done,
- * control path switch.*/
+#define SWHW_SEL BIT(SWHW_SEL_SHT) /*
+ * Load done,
+ * control path switch.
+ */
#define FWHW_SEL_SHT 15
-#define FWHW_SEL BIT(FWHW_SEL_SHT) /* Sleep exit,
- * control path switch.*/
+#define FWHW_SEL BIT(FWHW_SEL_SHT) /*
+ * Sleep exit,
+ * control path switch.
+ */

/*9346CR*/
#define _VPDIDX_MSK 0xFF00
@@ -117,11 +125,15 @@
#define AFE_MISC_E32_EN_SHT 2
#define AFE_MISC_E32_EN BIT(AFE_MISC_E32_EN_SHT)
#define AFE_MISC_MBEN_SHT 1
-#define AFE_MISC_MBEN BIT(AFE_MISC_MBEN_SHT)/* Enable AFE Macro
- * Block's Mbias.*/
+#define AFE_MISC_MBEN BIT(AFE_MISC_MBEN_SHT)/*
+ * Enable AFE Macro
+ * Block's Mbias.
+ */
#define AFE_MISC_BGEN_SHT 0
-#define AFE_MISC_BGEN BIT(AFE_MISC_BGEN_SHT)/* Enable AFE Macro
- * Block's Bandgap.*/
+#define AFE_MISC_BGEN BIT(AFE_MISC_BGEN_SHT)/*
+ * Enable AFE Macro
+ * Block's Bandgap.
+ */


/*--------------------------------------------------------------------------*/
@@ -148,11 +160,15 @@


/* EFUSE_CTRL*/
-#define EF_FLAG BIT(31) /* Access Flag, Write:1;
- * Read:0*/
+#define EF_FLAG BIT(31) /*
+ * Access Flag, Write:1;
+ * Read:0
+ */
#define EF_PGPD 0x70000000 /* E-fuse Program time*/
-#define EF_RDT 0x0F000000 /* E-fuse read time: in the
- * unit of cycle time*/
+#define EF_RDT 0x0F000000 /*
+ * E-fuse read time: in the
+ * unit of cycle time
+ */
#define EF_PDN_EN BIT(19) /* EFuse Power down enable*/
#define ALD_EN BIT(18) /* Autoload Enable*/
#define EF_ADDR 0x0003FF00 /* Access Address*/
@@ -163,8 +179,10 @@

/* EFUSE_CLK_CTRL*/
#define EFUSE_CLK_EN BIT(1) /* E-Fuse Clock Enable*/
-#define EFUSE_CLK_SEL BIT(0) /* E-Fuse Clock Select,
- * 0:500K, 1:40M*/
+#define EFUSE_CLK_SEL BIT(0) /*
+ * E-Fuse Clock Select,
+ * 0:500K, 1:40M
+ */

#endif /*__RTL8712_SYSCFG_BITDEF_H__*/

--
2.5.2


\
 
 \ /
  Last update: 2015-09-23 20:41    [W:0.023 / U:0.420 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site