lkml.org 
[lkml]   [2015]   [May]   [26]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [PATCH v2 0/8] mfd: introduce a driver for LPSS devices on SPT
From
On Tue, May 26, 2015 at 6:51 AM, Vinod Koul <vinod.koul@intel.com> wrote:
> On Mon, May 25, 2015 at 07:09:24PM +0300, Andy Shevchenko wrote:
>> The new coming Intel platforms such as Skylake will contain Sunrisepoint PCH.
>>
>> The driver is based on MFD framework since the main device, i.e. serial bus
>> controller, contains register space for itself, DMA part, and an additional
>> address space (convergence layer).
>>
>> The public specification of the register map is avaiable in [3].
> or [1]...?

You are correct!

>> This is second generation of the patch series to bring support LPSS devices
>> found on Intel Sunrisepoint (Intel Skylake PCH). First one can be found here
>> [2].
>>
>> The series has few logical parts:
>> - patches 1-3 prepares PM core, ACPI, and driver core (PM) to handle our case
>> - patches 4-6 introduce unregistering platform devices in MFD in reversed
>> order
>> - patch 7 implements iDMA 64-bit driver
>> - patch 8 introduces an MFD driver for LPSS devices
>>
>> The patch 8 depends on clkdev_create() helper that has been introduced by
>> Russel King in [3].
>>
>> The driver has been tested with SPI and UART on Intel Skylake PCH.
>>
>> [1] https://download.01.org/future-platform-configuration-hub/skylake/register-definitions/332219_001_Final.pdf
>> [2] https://lkml.org/lkml/2015/3/31/255
>> [3] https://patchwork.linuxtv.org/patch/28464/

--
With Best Regards,
Andy Shevchenko


\
 
 \ /
  Last update: 2015-05-26 09:21    [W:0.131 / U:0.932 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site