lkml.org 
[lkml]   [2015]   [Nov]   [20]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH v2] clk: si5351: Add PLL soft reset
Date
Hi!
A representative from SiLabs writes: "All the currently published versions
of the Si5351 (v1.0) and AN619 (v0.6) do not include the “Si5351A/C only”
disclaimer. Based on this and our current understanding, I see no issue
performing a PLLB reset for ‘B’ type devices.". Hence, it should not be
any issues always performing the PLL reset.


Changes in v2:
- Output disabling and power down removed in order to prevent
breaking systems requiring always-enabled clocks
- Cosmetic changes

Jacob

Jacob Siverskog (1):
clk: si5351: Add PLL soft reset

drivers/clk/clk-si5351.c | 6 ++++++
1 file changed, 6 insertions(+)

--
2.6.3


\
 
 \ /
  Last update: 2015-11-20 18:41    [W:0.106 / U:0.576 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site