lkml.org 
[lkml]   [2014]   [Nov]   [4]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH 0/5] clk: rockchip: add full support for HDMI clock on rk3288
Date
we are going to make a clock usage solution for rk3288:
1. CPLL and GPLL always not change after assign init;
2. NPLL default as 500MHz, may used for most scene;
3. NPLL may be changed by VOP(HDMI) clock for some special
frequency requirement.

I test it with rk3288 evb on top of Heiko's clk-for-next


Kever Yang (5):
clk: rockchip: add some clock rate into rate table for rk3288
clk: divider: make clk_divider_recalc/set_rate available
clk: rockchip: introduce the div_ops handling for composite branches
clk: rockchip: add the vop_determine_rate for vop dclock
clk: rockchip: change DCLK_VOP0 to use new COMPOSITE_DIVOPS

drivers/clk/clk-divider.c | 4 +--
drivers/clk/rockchip/clk-rk3288.c | 76 ++++++++++++++++++++++++++++++++++++++-
drivers/clk/rockchip/clk.c | 13 ++++---
drivers/clk/rockchip/clk.h | 24 +++++++++++++
include/linux/clk-provider.h | 4 +++
5 files changed, 114 insertions(+), 7 deletions(-)

--
1.9.1



\
 
 \ /
  Last update: 2014-11-04 09:01    [W:0.955 / U:0.076 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site