lkml.org 
[lkml]   [2012]   [Sep]   [25]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: [PATCH 1/1] perf, Add support for Xeon-Phi PMU
From
Date
On Thu, 2012-09-20 at 13:03 -0400, Vince Weaver wrote:
> One additional complication: some of the cache events map to
> event "0". This causes problems because the generic events code
> assumes "0" means not-available. I'm not sure the best way to address
> that problem.

For all except P4 we could remap the 0 value to -2, that has all high
bits set (like the -1) which aren't used by hardware.

P4 is stuffing two registers in the 64bit config space and actually has
them all in use I think.. Cyrill?


\
 
 \ /
  Last update: 2012-09-25 16:01    [W:0.073 / U:1.012 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site