lkml.org 
[lkml]   [2012]   [Jan]   [27]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH 06/13] perf_events: disable LBR support for older Intel Atom processors (v3)
On Monday 09 January 2012 10:19 PM, Stephane Eranian wrote:
> The patch adds a restriction for Intel Atom LBR support. Only
> steppings 10 (PineView) and more recent are supported. Older models,
> do not have a functional LBR. Their LBR does not freeze on PMU interrupt
> which makes LBR unusable in the context of perf_events.
>
> Signed-off-by: Stephane Eranian <eranian@google.com>
Reviewed-by: Anshuman Khandual <khandual@linux.vnet.ibm.com>
> ---
> arch/x86/kernel/cpu/perf_event_intel_lbr.c | 10 ++++++++++
> 1 files changed, 10 insertions(+), 0 deletions(-)
>
> diff --git a/arch/x86/kernel/cpu/perf_event_intel_lbr.c b/arch/x86/kernel/cpu/perf_event_intel_lbr.c
> index 8a1eb6c..e2b7094 100644
> --- a/arch/x86/kernel/cpu/perf_event_intel_lbr.c
> +++ b/arch/x86/kernel/cpu/perf_event_intel_lbr.c
> @@ -313,6 +313,16 @@ void intel_pmu_lbr_init_snb(void)
> /* atom */
> void intel_pmu_lbr_init_atom(void)
> {
> + /*
> + * only models starting at stepping 10 seems
> + * to have an operational LBR which can freeze
> + * on PMU interrupt
> + */
> + if (boot_cpu_data.x86_mask < 10) {
> + pr_cont("LBR disabled due to erratum");
> + return;
> + }
> +
> x86_pmu.lbr_nr = 8;
> x86_pmu.lbr_tos = MSR_LBR_TOS;
> x86_pmu.lbr_from = MSR_LBR_CORE_FROM;


--
Linux Technology Centre
IBM Systems and Technology Group
Bangalore India



\
 
 \ /
  Last update: 2012-01-27 06:47    [W:0.158 / U:2.664 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site