lkml.org 
[lkml]   [2024]   [Feb]   [21]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Date
    Subject[PATCH 03/21] arm64: dts: qcom: sm8150: Add PCIe bridge node
    On Qcom SoCs, the PCIe host bridge is connected to a single PCIe bridge
    for each controller instance. Hence, add a node to represent the bridge.

    Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
    ---
    arch/arm64/boot/dts/qcom/sm8150.dtsi | 20 ++++++++++++++++++++
    1 file changed, 20 insertions(+)

    diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qcom/sm8150.dtsi
    index 761a6757dc26..c9c46ccecb69 100644
    --- a/arch/arm64/boot/dts/qcom/sm8150.dtsi
    +++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi
    @@ -1885,6 +1885,16 @@ pcie0: pcie@1c00000 {
    pinctrl-0 = <&pcie0_default_state>;

    status = "disabled";
    +
    + pcie@0 {
    + device_type = "pci";
    + reg = <0x0 0x0 0x0 0x0 0x0>;
    + bus-range = <0x01 0xff>;
    +
    + #address-cells = <3>;
    + #size-cells = <2>;
    + ranges;
    + };
    };

    pcie0_phy: phy@1c06000 {
    @@ -1979,6 +1989,16 @@ pcie1: pcie@1c08000 {
    pinctrl-0 = <&pcie1_default_state>;

    status = "disabled";
    +
    + pcie@0 {
    + device_type = "pci";
    + reg = <0x0 0x0 0x0 0x0 0x0>;
    + bus-range = <0x01 0xff>;
    +
    + #address-cells = <3>;
    + #size-cells = <2>;
    + ranges;
    + };
    };

    pcie1_phy: phy@1c0e000 {
    --
    2.25.1


    \
     
     \ /
      Last update: 2024-05-27 15:13    [W:2.462 / U:0.356 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site