lkml.org 
[lkml]   [2023]   [Aug]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
Patch in this message
/
From
Date
Subject[PATCH 02/10] RISC-V: vector: Refactor instructions
Use instructions in insn.h

Signed-off-by: Charlie Jenkins <charlie@rivosinc.com>
---
arch/riscv/kernel/vector.c | 3 +--
1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/arch/riscv/kernel/vector.c b/arch/riscv/kernel/vector.c
index d67a60369e02..1433d70abdd7 100644
--- a/arch/riscv/kernel/vector.c
+++ b/arch/riscv/kernel/vector.c
@@ -18,7 +18,6 @@
#include <asm/csr.h>
#include <asm/elf.h>
#include <asm/ptrace.h>
-#include <asm/bug.h>

static bool riscv_v_implicit_uacc = IS_ENABLED(CONFIG_RISCV_ISA_V_DEFAULT_ENABLE);

@@ -56,7 +55,7 @@ static bool insn_is_vector(u32 insn_buf)
* All V-related instructions, including CSR operations are 4-Byte. So,
* do not handle if the instruction length is not 4-Byte.
*/
- if (unlikely(GET_INSN_LENGTH(insn_buf) != 4))
+ if (unlikely(INSN_LEN(insn_buf) != 4))
return false;

switch (opcode) {
--
2.34.1

\
 
 \ /
  Last update: 2023-08-04 04:14    [W:0.180 / U:0.444 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site