lkml.org 
[lkml]   [2023]   [Jul]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [PATCH] arm64: zynqmp: Assign TSU clock frequency for GEMs
From


On 6/8/23 14:51, Michal Simek wrote:
> From: Harini Katakam <harini.katakam@amd.com>
>
> Allow changing TSU clock for all GEMs. Kria SOM is using this
> functionality that's why set TSU clock frequency as 250MHz (minimum when
> running at 1G) to allow PTP functionality.
>
> Signed-off-by: Harini Katakam <harini.katakam@amd.com>
> Signed-off-by: Michal Simek <michal.simek@amd.com>
> ---
>
> arch/arm64/boot/dts/xilinx/zynqmp-clk-ccf.dtsi | 4 ++++
> arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revA.dtso | 1 +
> arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso | 1 +
> 3 files changed, 6 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-clk-ccf.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp-clk-ccf.dtsi
> index f04716841a0c..ccaca29200bb 100644
> --- a/arch/arm64/boot/dts/xilinx/zynqmp-clk-ccf.dtsi
> +++ b/arch/arm64/boot/dts/xilinx/zynqmp-clk-ccf.dtsi
> @@ -146,24 +146,28 @@ &gem0 {
> clocks = <&zynqmp_clk LPD_LSBUS>, <&zynqmp_clk GEM0_REF>,
> <&zynqmp_clk GEM0_TX>, <&zynqmp_clk GEM0_RX>,
> <&zynqmp_clk GEM_TSU>;
> + assigned-clocks = <&zynqmp_clk GEM_TSU>;
> };
>
> &gem1 {
> clocks = <&zynqmp_clk LPD_LSBUS>, <&zynqmp_clk GEM1_REF>,
> <&zynqmp_clk GEM1_TX>, <&zynqmp_clk GEM1_RX>,
> <&zynqmp_clk GEM_TSU>;
> + assigned-clocks = <&zynqmp_clk GEM_TSU>;
> };
>
> &gem2 {
> clocks = <&zynqmp_clk LPD_LSBUS>, <&zynqmp_clk GEM2_REF>,
> <&zynqmp_clk GEM2_TX>, <&zynqmp_clk GEM2_RX>,
> <&zynqmp_clk GEM_TSU>;
> + assigned-clocks = <&zynqmp_clk GEM_TSU>;
> };
>
> &gem3 {
> clocks = <&zynqmp_clk LPD_LSBUS>, <&zynqmp_clk GEM3_REF>,
> <&zynqmp_clk GEM3_TX>, <&zynqmp_clk GEM3_RX>,
> <&zynqmp_clk GEM_TSU>;
> + assigned-clocks = <&zynqmp_clk GEM_TSU>;
> };
>
> &gpio {
> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revA.dtso b/arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revA.dtso
> index e06c6824dea4..ae1b9b2bdbee 100644
> --- a/arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revA.dtso
> +++ b/arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revA.dtso
> @@ -145,6 +145,7 @@ &gem3 { /* required by spec */
> pinctrl-0 = <&pinctrl_gem3_default>;
> phy-handle = <&phy0>;
> phy-mode = "rgmii-id";
> + assigned-clock-rates = <250000000>;
>
> mdio: mdio {
> #address-cells = <1>;
> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso b/arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso
> index 030e2c93f0e6..b59e48be6465 100644
> --- a/arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso
> +++ b/arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso
> @@ -128,6 +128,7 @@ &gem3 { /* required by spec */
> pinctrl-0 = <&pinctrl_gem3_default>;
> phy-handle = <&phy0>;
> phy-mode = "rgmii-id";
> + assigned-clock-rates = <250000000>;
>
> mdio: mdio {
> #address-cells = <1>;

Applied.
M

\
 
 \ /
  Last update: 2023-07-10 12:11    [W:0.069 / U:0.172 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site