lkml.org 
[lkml]   [2023]   [Apr]   [4]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Date
    Subject[PATCH v3 37/65] drm/tegra: sor: Add a determine_rate hook
    The Tegra sor pad clock implements a mux with a set_parent hook, but
    doesn't provide a determine_rate implementation.

    This is a bit odd, since set_parent() is there to, as its name implies,
    change the parent of a clock. However, the most likely candidate to
    trigger that parent change is a call to clk_set_rate(), with
    determine_rate() figuring out which parent is the best suited for a
    given rate.

    The other trigger would be a call to clk_set_parent(), but it's far less
    used, and it doesn't look like there's any obvious user for that clock.

    So, the set_parent hook is effectively unused, possibly because of an
    oversight. However, it could also be an explicit decision by the
    original author to avoid any reparenting but through an explicit call to
    clk_set_parent().

    The latter case would be equivalent to setting the flag
    CLK_SET_RATE_NO_REPARENT, together with setting our determine_rate hook
    to __clk_mux_determine_rate(). Indeed, if no determine_rate
    implementation is provided, clk_round_rate() (through
    clk_core_round_rate_nolock()) will call itself on the parent if
    CLK_SET_RATE_PARENT is set, and will not change the clock rate
    otherwise. __clk_mux_determine_rate() has the exact same behavior when
    CLK_SET_RATE_NO_REPARENT is set.

    And if it was an oversight, then we are at least explicit about our
    behavior now and it can be further refined down the line.

    Signed-off-by: Maxime Ripard <maxime@cerno.tech>
    ---
    drivers/gpu/drm/tegra/sor.c | 3 ++-
    1 file changed, 2 insertions(+), 1 deletion(-)

    diff --git a/drivers/gpu/drm/tegra/sor.c b/drivers/gpu/drm/tegra/sor.c
    index 8af632740673..92084a9a67c5 100644
    --- a/drivers/gpu/drm/tegra/sor.c
    +++ b/drivers/gpu/drm/tegra/sor.c
    @@ -586,6 +586,7 @@ static u8 tegra_clk_sor_pad_get_parent(struct clk_hw *hw)
    }

    static const struct clk_ops tegra_clk_sor_pad_ops = {
    + .determine_rate = __clk_mux_determine_rate,
    .set_parent = tegra_clk_sor_pad_set_parent,
    .get_parent = tegra_clk_sor_pad_get_parent,
    };
    @@ -604,7 +605,7 @@ static struct clk *tegra_clk_sor_pad_register(struct tegra_sor *sor,
    pad->sor = sor;

    init.name = name;
    - init.flags = 0;
    + init.flags = CLK_SET_RATE_NO_REPARENT;
    init.parent_names = tegra_clk_sor_pad_parents[sor->index];
    init.num_parents = ARRAY_SIZE(tegra_clk_sor_pad_parents[sor->index]);
    init.ops = &tegra_clk_sor_pad_ops;
    --
    2.39.2

    \
     
     \ /
      Last update: 2023-04-04 14:47    [W:4.341 / U:0.004 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site