Messages in this thread | | | Date | Mon, 17 Apr 2023 00:12:29 +0200 | Subject | Re: [PATCH 4/6] drm: bridge: samsung-dsim: Dynamically configure DPHY timing | From | Marek Vasut <> |
| |
On 4/15/23 12:41, Adam Ford wrote: > NXP uses a lookup table to determine the various values for > the PHY Timing based on the clock rate in their downstream > kernel. Since the input clock can be variable, the phy > settings need to be variable too. Add an additional variable > to the driver data to enable this feature to prevent breaking > boards that don't support it.
Isn't there already a generic LP2HS transition time calculation in the kernel ?
This looks like a generic calculation which should be done by all the DSI hosts, so why not introduce a generic helper to do such a calculation (and not a table please) ?
| |