lkml.org 
[lkml]   [2023]   [Mar]   [31]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Date
    Subject[PATCH v4 08/11] arm64: dts: mediatek: add ethernet support for mt8365-evk
    - Enable "vibr" and "vsim2" regulators to power the ethernet chip.

    Signed-off-by: Alexandre Mergnat <amergnat@baylibre.com>
    ---
    arch/arm64/boot/dts/mediatek/mt8365-evk.dts | 57 +++++++++++++++++++++++++++++
    1 file changed, 57 insertions(+)

    diff --git a/arch/arm64/boot/dts/mediatek/mt8365-evk.dts b/arch/arm64/boot/dts/mediatek/mt8365-evk.dts
    index 9760f181eb34..431078f8670e 100644
    --- a/arch/arm64/boot/dts/mediatek/mt8365-evk.dts
    +++ b/arch/arm64/boot/dts/mediatek/mt8365-evk.dts
    @@ -88,6 +88,28 @@ optee_reserved: optee@43200000 {
    };
    };

    +&ethernet {
    + pinctrl-0 = <&ethernet_pins>;
    + pinctrl-names = "default";
    + phy-handle = <&eth_phy>;
    + phy-mode = "rmii";
    + /*
    + * Ethernet and HDMI (DSI0) are sharing pins.
    + * Only one can be enabled at a time and require the physical switch
    + * SW2101 to be set on LAN position
    + */
    + status = "disabled";
    +
    + mdio {
    + #address-cells = <1>;
    + #size-cells = <0>;
    +
    + eth_phy: ethernet-phy@0 {
    + reg = <0>;
    + };
    + };
    +};
    +
    &i2c0 {
    clock-frequency = <100000>;
    pinctrl-0 = <&i2c0_pins>;
    @@ -137,12 +159,47 @@ &mt6357_pmic {
    #interrupt-cells = <2>;
    };

    +/* Needed by analog switch (multiplexer), HDMI and ethernet */
    +&mt6357_vibr_reg {
    + regulator-always-on;
    +};
    +
    /* Needed by MSDC1 */
    &mt6357_vmc_reg {
    regulator-always-on;
    };

    +/* Needed by ethernet */
    +&mt6357_vsim2_reg {
    + regulator-always-on;
    +};
    +
    &pio {
    + ethernet_pins: ethernet-pins {
    + phy_reset_pins {
    + pinmux = <MT8365_PIN_133_TDM_TX_DATA1__FUNC_GPIO133>;
    + };
    +
    + rmii_pins {
    + pinmux = <MT8365_PIN_0_GPIO0__FUNC_EXT_TXD0>,
    + <MT8365_PIN_1_GPIO1__FUNC_EXT_TXD1>,
    + <MT8365_PIN_2_GPIO2__FUNC_EXT_TXD2>,
    + <MT8365_PIN_3_GPIO3__FUNC_EXT_TXD3>,
    + <MT8365_PIN_4_GPIO4__FUNC_EXT_TXC>,
    + <MT8365_PIN_5_GPIO5__FUNC_EXT_RXER>,
    + <MT8365_PIN_6_GPIO6__FUNC_EXT_RXC>,
    + <MT8365_PIN_7_GPIO7__FUNC_EXT_RXDV>,
    + <MT8365_PIN_8_GPIO8__FUNC_EXT_RXD0>,
    + <MT8365_PIN_9_GPIO9__FUNC_EXT_RXD1>,
    + <MT8365_PIN_10_GPIO10__FUNC_EXT_RXD2>,
    + <MT8365_PIN_11_GPIO11__FUNC_EXT_RXD3>,
    + <MT8365_PIN_12_GPIO12__FUNC_EXT_TXEN>,
    + <MT8365_PIN_13_GPIO13__FUNC_EXT_COL>,
    + <MT8365_PIN_14_GPIO14__FUNC_EXT_MDIO>,
    + <MT8365_PIN_15_GPIO15__FUNC_EXT_MDC>;
    + };
    + };
    +
    gpio_keys: gpio-keys-pins {
    pins {
    pinmux = <MT8365_PIN_24_KPCOL0__FUNC_KPCOL0>;
    --
    2.25.1

    \
     
     \ /
      Last update: 2023-03-31 19:56    [W:2.321 / U:0.004 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site