lkml.org 
[lkml]   [2023]   [Feb]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [PATCH v5 2/5] arm64: dts: qcom: Add msm8939 SoC
From
On 12/02/2023 17:19, Stephan Gerhold wrote:
> Huh?
>
> We had this discussion several times before and once you mentioned that
> Shawn fixed this in your production kernel at some point. You just keep
> forgetting to apply the same change to your upstream tree. 😉
>
> You can either change the timer interrupt numbers or (more easily) just
> fix the address to point to the timer of the other cluster (which has
> the same interrupt numbers as on 8916):

I must be getting old(er) to have no memory of that.

But you're right, we do have that in the production tree.

commit 91a842b81a713ede9ba76f3957e6fdd9067b5493
Author: Shawn Guo <shawn.guo@linaro.org>
Date: Thu May 28 11:03:40 2020 +0800

arm64: dts: msm8939: fix base address of memory mapped timer

- timer@b020000 {
+ timer@b120000 {

Which I guess explains why it works after all.

Cheers.

---
bod

\
 
 \ /
  Last update: 2023-03-27 00:19    [W:0.043 / U:0.524 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site