lkml.org 
[lkml]   [2023]   [Nov]   [20]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [PATCH v2 0/2] Add support for xhci-sg-trb-cache-size-quirk
From
On 20/11/2023 06:58, Prashanth K wrote:
> XHCI_SG_TRB_CACHE_SIZE_QUIRK was introduced in XHCI to resolve
> XHC timeout while using SG buffers, which was seen Synopsys XHCs.
> The support for this isn't present in DWC3 layer, this series
> enables XHCI_SG_TRB_CACHE_SIZE_QUIRK since this is needed for
> DWC3 controller.

You keep Cc-ing incorrect mailing lists (bogus addresses). Just use
get_maintainers.pl --no-git-fallback without changing its output.

I repeated this comment multiple times to Qualcomm. It's awesome that
Qualcomm participates so much in upstream development, I really
appreciate this. However repeating the same comment over-and-over again,
makes me quite tired. Can you instruct your colleagues to use b4 which
solves this problem? If not, use script like:
https://github.com/krzk/tools/blob/master/linux/.bash_aliases_linux#L91
(or one of many other variants posted by multiple people on the mailing
lists)

Best regards,
Krzysztof

\
 
 \ /
  Last update: 2023-11-20 14:05    [W:0.111 / U:0.116 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site