lkml.org 
[lkml]   [2023]   [Oct]   [4]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    Date
    SubjectRe: [PATCH 4/5] riscv: dts: sophgo: add initial CV1800B SoC device tree
    From

    在 2023/9/30 20:39, Jisheng Zhang 写道:
    > Add initial device tree for the CV1800B RISC-V SoC by SOPHGO.
    >
    > Signed-off-by: Jisheng Zhang <jszhang@kernel.org>
    > ---
    > arch/riscv/boot/dts/sophgo/cv1800b.dtsi | 117 ++++++++++++++++++++++++
    > 1 file changed, 117 insertions(+)
    > create mode 100644 arch/riscv/boot/dts/sophgo/cv1800b.dtsi

    Hi, Jisheng, as far as I know, sg2042 and cv180x are now tracked by
    different people and even in sophgo, they are two independent
    projects(sg2042 is target for HPC and cv180x is target for embeded
    device). To facilitate future management and review, I recommend
    registering the maintainer information in two entries in MAINTAINERS.
    The example is as follows:

    ```

    SOPHGO CV180X DEVICETREES
    M:  Jisheng Zhang <jszhang@kernel.org>
    F:  arch/riscv/boot/dts/sophgo/cv1800b-milkv-duo.dts
    F:  arch/riscv/boot/dts/sophgo/cv1800b.dtsi

    SOPHGO SG2042 DEVICETREES
    M:  Chao Wei <chao.wei@sophgo.com>
    M:  Chen Wang <unicornxw@gmail.com>
    S:  Maintained
    F:  arch/riscv/boot/dts/sophgo/Makefile
    F:  arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi
    F:  arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts
    F:  arch/riscv/boot/dts/sophgo/sg2042.dtsi
    F:  Documentation/devicetree/bindings/riscv/sophgo.yaml
    ```

    For Makefile and sophgo.yaml such common files, just keep in sg2042
    entry should be fine.

    @Conor, what do you think?

    Thanks,

    Chen


    > diff --git a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi
    > new file mode 100644
    > index 000000000000..8829bebaa017
    > --- /dev/null
    > +++ b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi
    > @@ -0,0 +1,117 @@
    > +// SPDX-License-Identifier: (GPL-2.0 OR MIT)
    > +/*
    > + * Copyright (C) 2023 Jisheng Zhang <jszhang@kernel.org>
    > + */
    > +
    > +#include <dt-bindings/interrupt-controller/irq.h>
    > +
    > +/ {
    > + compatible = "sophgo,cv1800b";
    > + #address-cells = <1>;
    > + #size-cells = <1>;
    > +
    > + cpus: cpus {
    > + #address-cells = <1>;
    > + #size-cells = <0>;
    > + timebase-frequency = <25000000>;
    > +
    > + cpu0: cpu@0 {
    > + compatible = "thead,c906", "riscv";
    > + device_type = "cpu";
    > + reg = <0>;
    > + d-cache-block-size = <64>;
    > + d-cache-sets = <512>;
    > + d-cache-size = <65536>;
    > + i-cache-block-size = <64>;
    > + i-cache-sets = <128>;
    > + i-cache-size = <32768>;
    > + mmu-type = "riscv,sv39";
    > + riscv,isa = "rv64imafdc";
    > + riscv,isa-base = "rv64i";
    > + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr",
    > + "zifencei", "zihpm";
    > +
    > + cpu0_intc: interrupt-controller {
    > + compatible = "riscv,cpu-intc";
    > + interrupt-controller;
    > + #address-cells = <0>;
    > + #interrupt-cells = <1>;
    > + };
    > + };
    > + };
    > +
    > + osc: oscillator {
    > + compatible = "fixed-clock";
    > + clock-output-names = "osc_25m";
    > + #clock-cells = <0>;
    > + };
    > +
    > + soc {
    > + compatible = "simple-bus";
    > + interrupt-parent = <&plic>;
    > + #address-cells = <1>;
    > + #size-cells = <1>;
    > + dma-noncoherent;
    > + ranges;
    > +
    > + uart0: serial@04140000 {
    > + compatible = "snps,dw-apb-uart";
    > + reg = <0x04140000 0x100>;
    > + interrupts = <44 IRQ_TYPE_LEVEL_HIGH>;
    > + clocks = <&osc>;
    > + reg-shift = <2>;
    > + reg-io-width = <4>;
    > + status = "disabled";
    > + };
    > +
    > + uart1: serial@04150000 {
    > + compatible = "snps,dw-apb-uart";
    > + reg = <0x04150000 0x100>;
    > + interrupts = <45 IRQ_TYPE_LEVEL_HIGH>;
    > + clocks = <&osc>;
    > + reg-shift = <2>;
    > + reg-io-width = <4>;
    > + status = "disabled";
    > + };
    > +
    > + uart2: serial@04160000 {
    > + compatible = "snps,dw-apb-uart";
    > + reg = <0x04160000 0x100>;
    > + interrupts = <46 IRQ_TYPE_LEVEL_HIGH>;
    > + clocks = <&osc>;
    > + reg-shift = <2>;
    > + reg-io-width = <4>;
    > + status = "disabled";
    > + };
    > +
    > + uart3: serial@04170000 {
    > + compatible = "snps,dw-apb-uart";
    > + reg = <0x04170000 0x100>;
    > + interrupts = <47 IRQ_TYPE_LEVEL_HIGH>;
    > + clocks = <&osc>;
    > + reg-shift = <2>;
    > + reg-io-width = <4>;
    > + status = "disabled";
    > + };
    > +
    > + uart4: serial@041c0000 {
    > + compatible = "snps,dw-apb-uart";
    > + reg = <0x041c0000 0x100>;
    > + interrupts = <48 IRQ_TYPE_LEVEL_HIGH>;
    > + clocks = <&osc>;
    > + reg-shift = <2>;
    > + reg-io-width = <4>;
    > + status = "disabled";
    > + };
    > +
    > + plic: interrupt-controller@70000000 {
    > + compatible = "sophgo,cv1800b-plic", "thead,c900-plic";
    > + reg = <0x70000000 0x4000000>;
    > + interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>;
    > + interrupt-controller;
    > + #address-cells = <0>;
    > + #interrupt-cells = <2>;
    > + riscv,ndev = <101>;
    > + };
    > + };
    > +};
    \
     
     \ /
      Last update: 2023-10-04 09:24    [W:2.141 / U:0.300 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site