lkml.org 
[lkml]   [2023]   [Oct]   [22]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 2/2] arm64: dts: socionext: add missing cache properties
    Date
    From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>

    As all level 2 and level 3 caches are unified, add required
    cache-unified property to fix warnings like:

    uniphier-ld11-ref.dtb: l2-cache: 'cache-unified' is a required property

    Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
    Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
    ---
    arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi | 1 +
    arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi | 2 ++
    arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi | 1 +
    3 files changed, 4 insertions(+)

    diff --git a/arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi b/arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi
    index 54e58d945fd7..4680571c264d 100644
    --- a/arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi
    +++ b/arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi
    @@ -53,6 +53,7 @@ cpu1: cpu@1 {
    l2: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    + cache-unified;
    };
    };

    diff --git a/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi b/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi
    index 18390cba2eda..335093da6573 100644
    --- a/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi
    +++ b/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi
    @@ -87,11 +87,13 @@ cpu3: cpu@101 {
    a72_l2: l2-cache0 {
    compatible = "cache";
    cache-level = <2>;
    + cache-unified;
    };

    a53_l2: l2-cache1 {
    compatible = "cache";
    cache-level = <2>;
    + cache-unified;
    };
    };

    diff --git a/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi b/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi
    index 56e037900818..d6e3cc6fdb25 100644
    --- a/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi
    +++ b/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi
    @@ -84,6 +84,7 @@ cpu3: cpu@3 {
    l2: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    + cache-unified;
    };
    };

    --
    2.25.1
    \
     
     \ /
      Last update: 2023-10-23 04:12    [W:3.543 / U:0.804 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site