lkml.org 
[lkml]   [2022]   [Sep]   [7]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: [PATCH v2 3/7] phy: phy-mtk-tphy: add property to set pre-emphasis
From
Date
On Wed, 2022-08-31 at 10:14 +0200, AngeloGioacchino Del Regno wrote:
> Il 29/08/22 10:08, Chunfeng Yun ha scritto:
> > Add a property to set usb2 phy's pre-emphasis, it's disabled by
> > default
> > on some SoCs.
> >
> > Signed-off-by: Chunfeng Yun <chunfeng.yun@mediatek.com>
> > ---
> > v2: no changes
> > ---
> > drivers/phy/mediatek/phy-mtk-tphy.c | 10 ++++++++++
> > 1 file changed, 10 insertions(+)
> >
> > diff --git a/drivers/phy/mediatek/phy-mtk-tphy.c
> > b/drivers/phy/mediatek/phy-mtk-tphy.c
> > index 8ee7682b8e93..986fde0f63a0 100644
> > --- a/drivers/phy/mediatek/phy-mtk-tphy.c
> > +++ b/drivers/phy/mediatek/phy-mtk-tphy.c
> > @@ -72,6 +72,8 @@
> > #define PA5_RG_U2_HS_100U_U3_EN BIT(11)
> >
> > #define U3P_USBPHYACR6 0x018
> > +#define PA6_RG_U2_PRE_EMP GENMASK(31, 30)
> > +#define PA6_RG_U2_PRE_EMP_VAL(x) ((0x3 & (x)) << 30)
>
> Hello Chunfeng,
>
> can you please clarify which SoC is this change referred to?
These bits are reserved before using 12nm process.

>
> If I'm not missing anything, there may be a register layout conflict
As I know these reserved bits are not used before, but now used to tune
pre-emphasis after supporting 12nm or 5nm process.

> between
> one version and the other for T-PHYs, for which, it may be a good
> idea to add
> a PHY version check before allowing to write settings that are
> supported only
> on a specific IP...
Do you know which SoC used bits, I can confirm it with our DE.

Thanks a lot

>
> Regards,
> Angelo
>

\
 
 \ /
  Last update: 2022-09-08 03:40    [W:0.110 / U:1.700 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site