lkml.org 
[lkml]   [2022]   [Sep]   [30]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Date
SubjectRe: [PATCH v3 02/15] perf/x86/amd: Add IBS OP_DATA2 DataSrc bit definitions
On Thu, Sep 29, 2022 at 9:49 PM Ravi Bangoria <ravi.bangoria@amd.com> wrote:
>
> On 30-Sep-22 10:11 AM, Namhyung Kim wrote:
> > Hi Ravi,
> >
> > On Wed, Sep 28, 2022 at 2:59 AM Ravi Bangoria <ravi.bangoria@amd.com> wrote:
> >>
> >> IBS_OP_DATA2 DataSrc provides detail about location of the data
> >> being accessed from by load ops. Define macros for legacy and
> >> extended DataSrc values.
> >>
> >> Signed-off-by: Ravi Bangoria <ravi.bangoria@amd.com>
> >> ---
> >> arch/x86/include/asm/amd-ibs.h | 16 ++++++++++++++++
> >> 1 file changed, 16 insertions(+)
> >>
> >> diff --git a/arch/x86/include/asm/amd-ibs.h b/arch/x86/include/asm/amd-ibs.h
> >> index f3eb098d63d4..cb2a5e113daa 100644
> >> --- a/arch/x86/include/asm/amd-ibs.h
> >> +++ b/arch/x86/include/asm/amd-ibs.h
> >> @@ -6,6 +6,22 @@
> >>
> >> #include <asm/msr-index.h>
> >>
> >> +/* IBS_OP_DATA2 DataSrc */
> >> +#define IBS_DATA_SRC_LOC_CACHE 2
> >> +#define IBS_DATA_SRC_DRAM 3
> >> +#define IBS_DATA_SRC_REM_CACHE 4
> >> +#define IBS_DATA_SRC_IO 7
> >> +
> >> +/* IBS_OP_DATA2 DataSrc Extension */
> >> +#define IBS_DATA_SRC_EXT_LOC_CACHE 1
> >> +#define IBS_DATA_SRC_EXT_NEAR_CCX_CACHE 2
> >> +#define IBS_DATA_SRC_EXT_DRAM 3
> >> +#define IBS_DATA_SRC_EXT_FAR_CCX_CACHE 5
> >
> > Is 4 undefined intentionally?
>
> Yes, Here is the snippet from PPR (Processor Programming Reference) doc:
>
> Values | Description
> ---------------------------------------------------------------------
> 0h | No valid status.
> 1h | Local L3 or other L1/L2 in CCX.
> 2h | Another CCX cache in the same NUMA node.
> 3h | DRAM.
> 4h | Reserved.
> 5h | Another CCX cache in a different NUMA node.
> 6h | DRAM address map with "long latency" bit set.
> 7h | MMIO/Config/PCI/APIC.
> 8h | Extension Memory (S-Link, GenZ, etc - identified by the CS
> | target and/or address map at DF's choice).
> 9h-Bh | Reserved.
> Ch | Peer Agent Memory.
> Dh-1Fh | Reserved.

Thanks for sharing it. It's a bit confusing since it was available before.

Anyway, is the PPR for Zen4 publicly available now?

Thanks,
Namhyung

\
 
 \ /
  Last update: 2022-09-30 07:12    [W:0.297 / U:0.348 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site