lkml.org 
[lkml]   [2022]   [Aug]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    From
    SubjectRe: [PATCH v4 2/4] dt-bindings: interrupt-controller: sifive,plic: add legacy riscv compatible
    Date
    Am Dienstag, 23. August 2022, 20:33:18 CEST schrieb Conor Dooley:
    > From: Conor Dooley <conor.dooley@microchip.com>
    >
    > While "real" hardware might not use the compatible string "riscv,plic0"
    > it is present in the driver & QEMU uses it for automatically generated
    > virt machine dtbs. To avoid dt-validate problems with QEMU produced
    > dtbs, such as the following, add it to the binding.
    >
    > riscv-virt.dtb: plic@c000000: compatible: 'oneOf' conditional failed, one must be fixed:
    > 'sifive,plic-1.0.0' is not one of ['sifive,fu540-c000-plic', 'starfive,jh7100-plic', 'canaan,k210-plic']
    > 'sifive,plic-1.0.0' is not one of ['allwinner,sun20i-d1-plic']
    > 'sifive,plic-1.0.0' was expected
    > 'thead,c900-plic' was expected
    > riscv-virt.dtb: plic@c000000: '#address-cells' is a required property
    >
    > Reported-by: Rob Herring <robh@kernel.org>
    > Link: https://lore.kernel.org/linux-riscv/20220803170552.GA2250266-robh@kernel.org/
    > Reviewed-by: Rob Herring <robh@kernel.org>
    > Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

    Reviewed-by: Heiko Stuebner <heiko@sntech.de>


    \
     
     \ /
      Last update: 2022-08-24 20:03    [W:2.397 / U:0.128 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site