lkml.org 
[lkml]   [2022]   [Aug]   [22]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [RESEND PATCH] perf/x86/intel: Fix unchecked MSR access error for Alder Lake N
From

> diff --git a/arch/x86/events/intel/core.c b/arch/x86/events/intel/core.c
> index 2db93498ff71..232e24324fd7 100644
> --- a/arch/x86/events/intel/core.c
> +++ b/arch/x86/events/intel/core.c
> @@ -4473,6 +4473,11 @@ static bool init_hybrid_pmu(int cpu)
> struct x86_hybrid_pmu *pmu = NULL;
> int i;
>
> + if (boot_cpu_has(X86_FEATURE_HYPERVISOR)) {
> + pr_warn_once("hybrid PMU and virt are incompatible\n");
> + return false;
> + }

It's totally possible to virtualize hybrid correctly, so I don't think
this is justified

-Andi

\
 
 \ /
  Last update: 2022-08-22 17:15    [W:0.092 / U:0.120 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site