lkml.org 
[lkml]   [2022]   [Aug]   [22]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v5 08/20] dt-bindings: PCI: dwc: Add max-functions EP property
    Date
    In accordance with [1] the CX_NFUNC IP-core synthesize parameter is
    responsible for the number of physical functions to support in the EP
    mode. Its upper limit is 32. Let's use it to constrain the number of
    PCIe functions the DW PCIe EP DT-nodes can advertise.

    [1] Synopsys DesignWare Cores PCI Express Controller Databook - DWC PCIe
    Endpoint, Version 5.40a, March 2019, p. 887.

    Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru>
    Reviewed-by: Rob Herring <robh@kernel.org>

    ---

    Changelog v3:
    - This is a new patch unpinned from the next one:
    https://lore.kernel.org/linux-pci/20220503214638.1895-2-Sergey.Semin@baikalelectronics.ru/
    by the Rob' request. (@Rob)
    ---
    Documentation/devicetree/bindings/pci/snps,dw-pcie-ep.yaml | 4 ++++
    1 file changed, 4 insertions(+)

    diff --git a/Documentation/devicetree/bindings/pci/snps,dw-pcie-ep.yaml b/Documentation/devicetree/bindings/pci/snps,dw-pcie-ep.yaml
    index d04001248b53..71dd19ae1060 100644
    --- a/Documentation/devicetree/bindings/pci/snps,dw-pcie-ep.yaml
    +++ b/Documentation/devicetree/bindings/pci/snps,dw-pcie-ep.yaml
    @@ -41,6 +41,9 @@ properties:
    items:
    enum: [dbi, dbi2, config, atu, addr_space, link, atu_dma, appl]

    + max-functions:
    + maximum: 32
    +
    required:
    - compatible
    - reg
    @@ -61,4 +64,5 @@ examples:
    phy-names = "pcie0", "pcie1", "pcie2", "pcie3";

    max-link-speed = <3>;
    + max-functions = /bits/ 8 <4>;
    };
    --
    2.35.1
    \
     
     \ /
      Last update: 2022-08-22 20:49    [W:4.220 / U:0.164 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site