Messages in this thread |  | | Date | Sun, 17 Jul 2022 22:00:50 +0800 | From | kernel test robot <> | Subject | [avpatel:riscv_kvm_aia_v1 10/37] arch/arm64/kvm/mmu.c:789:62: sparse: sparse: incorrect type in initializer (different base types) |
| |
tree: https://github.com/avpatel/linux.git riscv_kvm_aia_v1 head: c69e408948f99c2a874b010718a0fca5128db40f commit: 2152b4ea3a941a7d4463dba2bcaeb3918b378d77 [10/37] KVM: Add gfp_custom flag in struct kvm_mmu_memory_cache config: arm64-randconfig-s051-20220717 (https://download.01.org/0day-ci/archive/20220717/202207172101.43doHRB4-lkp@intel.com/config) compiler: aarch64-linux-gcc (GCC) 12.1.0 reproduce: wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # apt-get install sparse # sparse version: v0.6.4-39-gce1a6720-dirty # https://github.com/avpatel/linux/commit/2152b4ea3a941a7d4463dba2bcaeb3918b378d77 git remote add avpatel https://github.com/avpatel/linux.git git fetch --no-tags avpatel riscv_kvm_aia_v1 git checkout 2152b4ea3a941a7d4463dba2bcaeb3918b378d77 # save the config file mkdir build_dir && cp config build_dir/.config COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-12.1.0 make.cross C=1 CF='-fdiagnostic-prefix -D__CHECK_ENDIAN__' O=build_dir ARCH=arm64 SHELL=/bin/bash arch/arm64/kvm/
If you fix the issue, kindly add following tag where applicable Reported-by: kernel test robot <lkp@intel.com>
sparse warnings: (new ones prefixed by >>) >> arch/arm64/kvm/mmu.c:789:62: sparse: sparse: incorrect type in initializer (different base types) @@ expected restricted gfp_t [usertype] gfp_custom @@ got void * @@ arch/arm64/kvm/mmu.c:789:62: sparse: expected restricted gfp_t [usertype] gfp_custom arch/arm64/kvm/mmu.c:789:62: sparse: got void *
vim +789 arch/arm64/kvm/mmu.c
d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 774 d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 775 /** d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 776 * kvm_phys_addr_ioremap - map a device range to guest IPA d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 777 * d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 778 * @kvm: The KVM pointer d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 779 * @guest_ipa: The IPA at which to insert the mapping d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 780 * @pa: The physical address of the device d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 781 * @size: The size of the mapping c9c0279cc02b4e arch/arm64/kvm/mmu.c Xiaofei Tan 2020-09-17 782 * @writable: Whether or not to create a writable mapping d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 783 */ d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 784 int kvm_phys_addr_ioremap(struct kvm *kvm, phys_addr_t guest_ipa, c40f2f8ff833ed arch/arm/kvm/mmu.c Ard Biesheuvel 2014-09-17 785 phys_addr_t pa, unsigned long size, bool writable) d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 786 { 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 787 phys_addr_t addr; d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 788 int ret = 0; c1a33aebe91d49 arch/arm64/kvm/mmu.c Sean Christopherson 2020-07-02 @789 struct kvm_mmu_memory_cache cache = { 0, __GFP_ZERO, NULL, }; 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 790 struct kvm_pgtable *pgt = kvm->arch.mmu.pgt; 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 791 enum kvm_pgtable_prot prot = KVM_PGTABLE_PROT_DEVICE | 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 792 KVM_PGTABLE_PROT_R | 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 793 (writable ? KVM_PGTABLE_PROT_W : 0); d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 794 bff01cb6b1bf68 arch/arm64/kvm/mmu.c Quentin Perret 2021-12-08 795 if (is_protected_kvm_enabled()) bff01cb6b1bf68 arch/arm64/kvm/mmu.c Quentin Perret 2021-12-08 796 return -EPERM; bff01cb6b1bf68 arch/arm64/kvm/mmu.c Quentin Perret 2021-12-08 797 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 798 size += offset_in_page(guest_ipa); 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 799 guest_ipa &= PAGE_MASK; c40f2f8ff833ed arch/arm/kvm/mmu.c Ard Biesheuvel 2014-09-17 800 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 801 for (addr = guest_ipa; addr < guest_ipa + size; addr += PAGE_SIZE) { c1a33aebe91d49 arch/arm64/kvm/mmu.c Sean Christopherson 2020-07-02 802 ret = kvm_mmu_topup_memory_cache(&cache, 61ffb3a50c4402 arch/arm64/kvm/mmu.c Sean Christopherson 2020-07-02 803 kvm_mmu_cache_min_pages(kvm)); d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 804 if (ret) 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 805 break; 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 806 fcc5bf89635a05 arch/arm64/kvm/mmu.c Jing Zhang 2022-01-18 807 write_lock(&kvm->mmu_lock); 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 808 ret = kvm_pgtable_stage2_map(pgt, addr, PAGE_SIZE, pa, prot, 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 809 &cache); fcc5bf89635a05 arch/arm64/kvm/mmu.c Jing Zhang 2022-01-18 810 write_unlock(&kvm->mmu_lock); d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 811 if (ret) 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 812 break; d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 813 02bbd374ce4a8a arch/arm64/kvm/mmu.c Will Deacon 2020-09-11 814 pa += PAGE_SIZE; d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 815 } d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 816 c1a33aebe91d49 arch/arm64/kvm/mmu.c Sean Christopherson 2020-07-02 817 kvm_mmu_free_memory_cache(&cache); d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 818 return ret; d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 819 } d5d8184d35c990 arch/arm/kvm/mmu.c Christoffer Dall 2013-01-20 820
:::::: The code at line 789 was first introduced by commit :::::: c1a33aebe91d49c958df1648b2a84db96c403075 KVM: arm64: Use common KVM implementation of MMU memory caches
:::::: TO: Sean Christopherson <sean.j.christopherson@intel.com> :::::: CC: Paolo Bonzini <pbonzini@redhat.com>
-- 0-DAY CI Kernel Test Service https://01.org/lkp
|  |