lkml.org 
[lkml]   [2022]   [Jun]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRE: [PATCH 1/3] ARM: dts: exynos: align MMC node name with dtschema
Date


>-----Original Message-----
>From: Krzysztof Kozlowski [mailto:krzysztof.kozlowski@linaro.org]
>Sent: Friday, June 3, 2022 3:20 PM
>To: Ulf Hansson <ulf.hansson@linaro.org>; Rob Herring
><robh+dt@kernel.org>; Krzysztof Kozlowski
><krzysztof.kozlowski+dt@linaro.org>; Alim Akhtar
><alim.akhtar@samsung.com>; Jaehoon Chung <jh80.chung@samsung.com>;
>linux-mmc@vger.kernel.org; devicetree@vger.kernel.org; linux-arm-
>kernel@lists.infradead.org; linux-samsung-soc@vger.kernel.org; linux-
>kernel@vger.kernel.org
>Cc: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
>Subject: [PATCH 1/3] ARM: dts: exynos: align MMC node name with dtschema
>
>The node names should be generic and MMC controller dtschema expects
>"mmc".
>
>Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
>---

Reviewed-by: Alim Akhtar <alim.akhtar@samsung.com>

> arch/arm/boot/dts/exynos3250.dtsi | 6 +++---
> 1 file changed, 3 insertions(+), 3 deletions(-)
>
>diff --git a/arch/arm/boot/dts/exynos3250.dtsi
>b/arch/arm/boot/dts/exynos3250.dtsi
>index 78dad233ff34..326b9e0ed8d3 100644
>--- a/arch/arm/boot/dts/exynos3250.dtsi
>+++ b/arch/arm/boot/dts/exynos3250.dtsi
>@@ -376,7 +376,7 @@ hsotg: hsotg@12480000 {
> status = "disabled";
> };
>
>- mshc_0: mshc@12510000 {
>+ mshc_0: mmc@12510000 {
> compatible = "samsung,exynos5420-dw-mshc";
> reg = <0x12510000 0x1000>;
> interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
>@@ -388,7 +388,7 @@ mshc_0: mshc@12510000 {
> status = "disabled";
> };
>
>- mshc_1: mshc@12520000 {
>+ mshc_1: mmc@12520000 {
> compatible = "samsung,exynos5420-dw-mshc";
> reg = <0x12520000 0x1000>;
> interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
>@@ -400,7 +400,7 @@ mshc_1: mshc@12520000 {
> status = "disabled";
> };
>
>- mshc_2: mshc@12530000 {
>+ mshc_2: mmc@12530000 {
> compatible = "samsung,exynos5250-dw-mshc";
> reg = <0x12530000 0x1000>;
> interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
>--
>2.34.1


\
 
 \ /
  Last update: 2022-06-03 19:04    [W:0.066 / U:0.668 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site