lkml.org 
[lkml]   [2022]   [Jun]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [PATCH 1/3] phy: qcom-qmp: clean up v4 and v5 define order
From
On 09/06/2022 15:03, Johan Hovold wrote:
> Clean up the QMP v4 and v5 defines by moving a few entries that were out
> of order.
>
> Signed-off-by: Johan Hovold <johan+linaro@kernel.org>

Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>

> ---
> drivers/phy/qualcomm/phy-qcom-qmp.h | 6 +++---
> 1 file changed, 3 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy-qcom-qmp.h
> index eb5705d1e32c..626be0ccede2 100644
> --- a/drivers/phy/qualcomm/phy-qcom-qmp.h
> +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h
> @@ -577,8 +577,8 @@
> #define QSERDES_V4_COM_LOCK_CMP1_MODE0 0x0ac
> #define QSERDES_V4_COM_LOCK_CMP2_MODE0 0x0b0
> #define QSERDES_V4_COM_LOCK_CMP1_MODE1 0x0b4
> -#define QSERDES_V4_COM_DEC_START_MODE0 0x0bc
> #define QSERDES_V4_COM_LOCK_CMP2_MODE1 0x0b8
> +#define QSERDES_V4_COM_DEC_START_MODE0 0x0bc
> #define QSERDES_V4_COM_DEC_START_MODE1 0x0c4
> #define QSERDES_V4_COM_DIV_FRAC_START1_MODE0 0x0cc
> #define QSERDES_V4_COM_DIV_FRAC_START2_MODE0 0x0d0
> @@ -1106,8 +1106,8 @@
> #define QSERDES_V5_COM_LOCK_CMP1_MODE0 0x0ac
> #define QSERDES_V5_COM_LOCK_CMP2_MODE0 0x0b0
> #define QSERDES_V5_COM_LOCK_CMP1_MODE1 0x0b4
> -#define QSERDES_V5_COM_DEC_START_MODE0 0x0bc
> #define QSERDES_V5_COM_LOCK_CMP2_MODE1 0x0b8
> +#define QSERDES_V5_COM_DEC_START_MODE0 0x0bc
> #define QSERDES_V5_COM_DEC_START_MODE1 0x0c4
> #define QSERDES_V5_COM_DIV_FRAC_START1_MODE0 0x0cc
> #define QSERDES_V5_COM_DIV_FRAC_START2_MODE0 0x0d0
> @@ -1134,8 +1134,8 @@
> #define QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE0 0x1ac
> #define QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE0 0x1b0
> #define QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE1 0x1b4
> -#define QSERDES_V5_COM_BIN_VCOCAL_HSCLK_SEL 0x1bc
> #define QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE1 0x1b8
> +#define QSERDES_V5_COM_BIN_VCOCAL_HSCLK_SEL 0x1bc
>
> /* Only for QMP V5 PHY - TX registers */
> #define QSERDES_V5_TX_RES_CODE_LANE_TX 0x34


--
With best wishes
Dmitry

\
 
 \ /
  Last update: 2022-06-23 13:50    [W:0.232 / U:0.056 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site