lkml.org 
[lkml]   [2022]   [Jun]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 4.19 183/234] ASoC: cs53l30: Correct number of volume levels on SX controls
    Date
    From: Charles Keepax <ckeepax@opensource.cirrus.com>

    [ Upstream commit 7fbd6dd68127927e844912a16741016d432a0737 ]

    This driver specified the maximum value rather than the number of volume
    levels on the SX controls, this is incorrect, so correct them.

    Reported-by: David Rhodes <david.rhodes@cirrus.com>
    Signed-off-by: Charles Keepax <ckeepax@opensource.cirrus.com>
    Link: https://lore.kernel.org/r/20220602162119.3393857-4-ckeepax@opensource.cirrus.com
    Signed-off-by: Mark Brown <broonie@kernel.org>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    sound/soc/codecs/cs53l30.c | 16 ++++++++--------
    1 file changed, 8 insertions(+), 8 deletions(-)

    diff --git a/sound/soc/codecs/cs53l30.c b/sound/soc/codecs/cs53l30.c
    index 8995ea45b4ca..86e93904b001 100644
    --- a/sound/soc/codecs/cs53l30.c
    +++ b/sound/soc/codecs/cs53l30.c
    @@ -351,22 +351,22 @@ static const struct snd_kcontrol_new cs53l30_snd_controls[] = {
    SOC_ENUM("ADC2 NG Delay", adc2_ng_delay_enum),

    SOC_SINGLE_SX_TLV("ADC1A PGA Volume",
    - CS53L30_ADC1A_AFE_CTL, 0, 0x34, 0x18, pga_tlv),
    + CS53L30_ADC1A_AFE_CTL, 0, 0x34, 0x24, pga_tlv),
    SOC_SINGLE_SX_TLV("ADC1B PGA Volume",
    - CS53L30_ADC1B_AFE_CTL, 0, 0x34, 0x18, pga_tlv),
    + CS53L30_ADC1B_AFE_CTL, 0, 0x34, 0x24, pga_tlv),
    SOC_SINGLE_SX_TLV("ADC2A PGA Volume",
    - CS53L30_ADC2A_AFE_CTL, 0, 0x34, 0x18, pga_tlv),
    + CS53L30_ADC2A_AFE_CTL, 0, 0x34, 0x24, pga_tlv),
    SOC_SINGLE_SX_TLV("ADC2B PGA Volume",
    - CS53L30_ADC2B_AFE_CTL, 0, 0x34, 0x18, pga_tlv),
    + CS53L30_ADC2B_AFE_CTL, 0, 0x34, 0x24, pga_tlv),

    SOC_SINGLE_SX_TLV("ADC1A Digital Volume",
    - CS53L30_ADC1A_DIG_VOL, 0, 0xA0, 0x0C, dig_tlv),
    + CS53L30_ADC1A_DIG_VOL, 0, 0xA0, 0x6C, dig_tlv),
    SOC_SINGLE_SX_TLV("ADC1B Digital Volume",
    - CS53L30_ADC1B_DIG_VOL, 0, 0xA0, 0x0C, dig_tlv),
    + CS53L30_ADC1B_DIG_VOL, 0, 0xA0, 0x6C, dig_tlv),
    SOC_SINGLE_SX_TLV("ADC2A Digital Volume",
    - CS53L30_ADC2A_DIG_VOL, 0, 0xA0, 0x0C, dig_tlv),
    + CS53L30_ADC2A_DIG_VOL, 0, 0xA0, 0x6C, dig_tlv),
    SOC_SINGLE_SX_TLV("ADC2B Digital Volume",
    - CS53L30_ADC2B_DIG_VOL, 0, 0xA0, 0x0C, dig_tlv),
    + CS53L30_ADC2B_DIG_VOL, 0, 0xA0, 0x6C, dig_tlv),
    };

    static const struct snd_soc_dapm_widget cs53l30_dapm_widgets[] = {
    --
    2.35.1


    \
     
     \ /
      Last update: 2022-06-23 20:16    [W:4.981 / U:0.024 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site