lkml.org 
[lkml]   [2022]   [Jun]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    SubjectRe: [PATCH 3/3] riscv: implement cache-management errata for T-Head SoCs
    From
    Date
    On 6/9/22 7:43 PM, Heiko Stuebner wrote:
    > The T-Head C906 and C910 implement a scheme for handling
    > cache operations different from the generic Zicbom extension.
    >
    > Add an errata for it next to the generic dma coherency ops.
    >
    > Tested-by: Samuel Holland <samuel@sholland.org>

    v3 breaks Ethernet on D1, because the packet tx buffers are not aligned to the
    cache block size. See my comments on patch 2. With the changes suggested there,
    all functionality is again working.

    Please drop this tag until I have a chance to test the next version.

    Regards,
    Samuel

    \
     
     \ /
      Last update: 2022-06-12 21:19    [W:3.271 / U:0.024 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site