lkml.org 
[lkml]   [2022]   [May]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    Date
    SubjectRe: RFC: Memory Tiering Kernel Interfaces
    From
    On 5/3/22 15:35, Alistair Popple wrote:
    > Not entirely true. The GPUs on POWER9 have performance counters capable of
    > collecting this kind of information for memory accessed from the GPU. I will
    > admit though that sadly most people probably don't have a P9 sitting under their
    > desk :)

    Well, x86 CPUs have performance monitoring hardware that can
    theoretically collect physical access information too. But, this
    performance monitoring hardware wasn't designed for this specific use
    case in mind. So, in practice, these events (PEBS) weren't very useful
    for driving memory tiering.

    Are you saying that the GPUs on POWER9 have performance counters that
    can drive memory tiering in practice? I'd be curious if there's working
    code to show how they get used. Maybe the hardware is better than the
    x86 PMU or the software consuming it is more clever than what we did.
    But, I'd love to see it either way.

    \
     
     \ /
      Last update: 2022-05-04 01:54    [W:4.192 / U:0.568 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site