lkml.org 
[lkml]   [2022]   [May]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[LINUX PATCH 1/2] dt-bindings: display: xlnx: Add DSI 2.0 Tx subsystem documentation
    Date
    This patch adds dt binding for Xilinx DSI TX subsystem.

    The Xilinx MIPI DSI (Display serial interface) Transmitter Subsystem
    implements the Mobile Industry Processor Interface (MIPI) based display
    interface. It supports the interface with the programmable logic (FPGA).

    Signed-off-by: Venkateshwar Rao Gannavarapu <venkateshwar.rao.gannavarapu@xilinx.com>
    ---
    .../bindings/display/xlnx/xlnx,dsi-tx.yaml | 105 +++++++++++++++++++++
    1 file changed, 105 insertions(+)
    create mode 100644 Documentation/devicetree/bindings/display/xlnx/xlnx,dsi-tx.yaml

    diff --git a/Documentation/devicetree/bindings/display/xlnx/xlnx,dsi-tx.yaml b/Documentation/devicetree/bindings/display/xlnx/xlnx,dsi-tx.yaml
    new file mode 100644
    index 0000000..8e23cf5
    --- /dev/null
    +++ b/Documentation/devicetree/bindings/display/xlnx/xlnx,dsi-tx.yaml
    @@ -0,0 +1,105 @@
    +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
    +%YAML 1.2
    +---
    +$id: http://devicetree.org/schemas/display/xlnx/xlnx,dsi-tx.yaml#
    +$schema: http://devicetree.org/meta-schemas/core.yaml#
    +
    +title: Xilinx DSI Transmitter subsystem
    +
    +maintainers:
    + - Venkateshwar Rao Gannavarapu <venkateshwar.rao.gannavarapu@xilinx.com>
    +
    +description: |
    + The Xilinx DSI Transmitter Subsystem implements the Mobile Industry
    + Processor Interface based display interface. It supports the interface
    + with the programmable logic (FPGA).
    +
    + For more details refer to PG238 Xilinx MIPI DSI-V2.0 Tx Subsystem.
    +
    +properties:
    + compatible:
    + const: xlnx,dsi-tx-v2.0
    +
    + reg:
    + maxItems: 1
    +
    + clocks:
    + description: List of clock specifiers
    + items:
    + - description: AXI Lite CPU clock
    + - description: D-phy clock
    +
    + clock-names:
    + items:
    + - const: s_axis_aclk
    + - const: dphy_clk_200M
    +
    + ports:
    + $ref: /schemas/graph.yaml#/properties/ports
    +
    + properties:
    + port@0:
    + $ref: /schemas/graph.yaml#/$defs/port-base
    + description:
    + Input port node to receive pixel data from the
    + display controller. Exactly one endpoint must be
    + specified.
    + properties:
    + endpoint:
    + $ref: /schemas/graph.yaml#/properties/endpoint
    + description: sub-node describing the input from CRTC
    +
    + port@1:
    + $ref: /schemas/graph.yaml#/properties/port
    + description:
    + DSI output port node to the panel or the next bridge
    + in the chain
    +
    +required:
    + - compatible
    + - reg
    + - clocks
    + - clock-names
    + - ports
    +
    +additionalProperties: false
    +
    +examples:
    + - |
    + dsi_tx@80020000 {
    + compatible = "xlnx,dsi-tx-v2.0";
    + reg = <0x80020000 0x20000>;
    + clock-names = "s_axi_aclk", "dphy_clk_200M";
    + clocks = <&misc_clk_0>, <&misc_clk_1>;
    +
    + panel@0 {
    + compatible = "auo,b101uan01";
    + reg = <0>;
    + port {
    + panel_in: endpoint {
    + remote-endpoint = <&mipi_dsi_out>;
    + };
    + };
    + };
    +
    + ports {
    + #address-cells = <1>;
    + #size-cells = <0>;
    +
    + port@0 {
    + #size-cells = <0>;
    + #address-cells = <1>;
    + reg = <0>;
    + mipi_dsi_in: endpoint@0 {
    + reg = <0>;
    + remote-endpoint = <&pl_disp_crtc>;
    + };
    + };
    + port@1 {
    + reg = <1>;
    + mipi_dsi_out: endpoint {
    + remote-endpoint = <&panel_in>;
    + };
    + };
    + };
    + };
    --
    1.8.3.1
    \
     
     \ /
      Last update: 2022-05-12 15:54    [W:3.714 / U:0.008 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site