lkml.org 
[lkml]   [2022]   [May]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH v2] PCI: cadence: Clear FLR in device capabilities register
On Thu, May 12, 2022 at 02:06:26PM -0500, Bjorn Helgaas wrote:
> On Wed, May 11, 2022 at 05:02:35PM +0100, Lorenzo Pieralisi wrote:
> > On Mon, 15 Nov 2021 23:39:16 -0800, Parshuram Raju Thombare wrote:
> > > From: Parshuram Thombare <pthombar@cadence.com>
> > >
> > > Clear FLR (Function Level Reset) from device capabilities
> > > registers for all physical functions.
> > >
> > > During FLR, the Margining Lane Status and Margining Lane Control
> > > registers should not be reset, as per PCIe specification.
> > > However, the controller incorrectly resets these registers upon FLR.
> > > This causes PCISIG compliance FLR test to fail. Hence preventing
> > > all functions from advertising FLR support if flag quirk_disable_flr
> > > is set.
> > >
> > > [...]
> >
> > Applied to pci/cadence, thanks!
> >
> > [1/1] PCI: cadence: Clear FLR in device capabilities register
> > https://git.kernel.org/lpieralisi/pci/c/d3dbd4d862
>
> Obviously you've already seen the kbuild report:
> https://lore.kernel.org/r/202205120700.X76G7aC2-lkp@intel.com
>
> but it looks like most of this patch got lost somehow :) Happy to fix
> it up for you if you want!

I have messed up the merge, now rebuilt my pci/cadence branch, it
_should_ be fixed, apologies.

Lorenzo

\
 
 \ /
  Last update: 2022-05-12 23:23    [W:0.049 / U:0.276 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site