lkml.org 
[lkml]   [2022]   [May]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 02/20] perf vendors events arm64: Arm Cortex-A7
    Date
    Add PMU events for Arm Cortex-A7
    Update mapfile.csv

    Event data based on:
    https://github.com/ARM-software/data/tree/master/pmu/cortex-a7.json

    which is based on PMU event descriptions from the Arm Cortex-A7 Technical
    Reference Manual.

    Mapping data (for mapfile.csv) based on:
    https://github.com/ARM-software/data/blob/master/cpus.json

    which is based on Main ID Register (MIDR) information found in the Arm
    Technical Reference Manuals for individual CPUs.

    Signed-off-by: Nick Forrington <nick.forrington@arm.com>
    ---
    .../arch/arm64/arm/cortex-a7/branch.json | 8 +++++
    .../arch/arm64/arm/cortex-a7/bus.json | 17 ++++++++++
    .../arch/arm64/arm/cortex-a7/cache.json | 32 +++++++++++++++++++
    .../arch/arm64/arm/cortex-a7/exception.json | 11 +++++++
    .../arch/arm64/arm/cortex-a7/instruction.json | 29 +++++++++++++++++
    .../arch/arm64/arm/cortex-a7/memory.json | 8 +++++
    tools/perf/pmu-events/arch/arm64/mapfile.csv | 1 +
    7 files changed, 106 insertions(+)
    create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a7/branch.json
    create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a7/bus.json
    create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a7/cache.json
    create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a7/exception.json
    create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a7/instruction.json
    create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a7/memory.json

    diff --git a/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/branch.json b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/branch.json
    new file mode 100644
    index 000000000000..79f2016c53b0
    --- /dev/null
    +++ b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/branch.json
    @@ -0,0 +1,8 @@
    +[
    + {
    + "ArchStdEvent": "BR_MIS_PRED"
    + },
    + {
    + "ArchStdEvent": "BR_PRED"
    + }
    +]
    diff --git a/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/bus.json b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/bus.json
    new file mode 100644
    index 000000000000..75d850b781ac
    --- /dev/null
    +++ b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/bus.json
    @@ -0,0 +1,17 @@
    +[
    + {
    + "ArchStdEvent": "CPU_CYCLES"
    + },
    + {
    + "ArchStdEvent": "BUS_ACCESS"
    + },
    + {
    + "ArchStdEvent": "BUS_CYCLES"
    + },
    + {
    + "ArchStdEvent": "BUS_ACCESS_RD"
    + },
    + {
    + "ArchStdEvent": "BUS_ACCESS_WR"
    + }
    +]
    diff --git a/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/cache.json b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/cache.json
    new file mode 100644
    index 000000000000..8a9a95e05c32
    --- /dev/null
    +++ b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/cache.json
    @@ -0,0 +1,32 @@
    +[
    + {
    + "ArchStdEvent": "L1I_CACHE_REFILL"
    + },
    + {
    + "ArchStdEvent": "L1I_TLB_REFILL"
    + },
    + {
    + "ArchStdEvent": "L1D_CACHE_REFILL"
    + },
    + {
    + "ArchStdEvent": "L1D_CACHE"
    + },
    + {
    + "ArchStdEvent": "L1D_TLB_REFILL"
    + },
    + {
    + "ArchStdEvent": "L1I_CACHE"
    + },
    + {
    + "ArchStdEvent": "L1D_CACHE_WB"
    + },
    + {
    + "ArchStdEvent": "L2D_CACHE"
    + },
    + {
    + "ArchStdEvent": "L2D_CACHE_REFILL"
    + },
    + {
    + "ArchStdEvent": "L2D_CACHE_WB"
    + }
    +]
    diff --git a/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/exception.json b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/exception.json
    new file mode 100644
    index 000000000000..8e6da69a1cbd
    --- /dev/null
    +++ b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/exception.json
    @@ -0,0 +1,11 @@
    +[
    + {
    + "ArchStdEvent": "EXC_TAKEN"
    + },
    + {
    + "ArchStdEvent": "EXC_IRQ"
    + },
    + {
    + "ArchStdEvent": "EXC_FIQ"
    + }
    +]
    diff --git a/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/instruction.json b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/instruction.json
    new file mode 100644
    index 000000000000..7c018f439206
    --- /dev/null
    +++ b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/instruction.json
    @@ -0,0 +1,29 @@
    +[
    + {
    + "ArchStdEvent": "SW_INCR"
    + },
    + {
    + "ArchStdEvent": "LD_RETIRED"
    + },
    + {
    + "ArchStdEvent": "ST_RETIRED"
    + },
    + {
    + "ArchStdEvent": "INST_RETIRED"
    + },
    + {
    + "ArchStdEvent": "EXC_RETURN"
    + },
    + {
    + "ArchStdEvent": "CID_WRITE_RETIRED"
    + },
    + {
    + "ArchStdEvent": "PC_WRITE_RETIRED"
    + },
    + {
    + "ArchStdEvent": "BR_IMMED_RETIRED"
    + },
    + {
    + "ArchStdEvent": "BR_RETURN_RETIRED"
    + }
    +]
    diff --git a/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/memory.json b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/memory.json
    new file mode 100644
    index 000000000000..2c319f936957
    --- /dev/null
    +++ b/tools/perf/pmu-events/arch/arm64/arm/cortex-a7/memory.json
    @@ -0,0 +1,8 @@
    +[
    + {
    + "ArchStdEvent": "UNALIGNED_LDST_RETIRED"
    + },
    + {
    + "ArchStdEvent": "MEM_ACCESS"
    + }
    +]
    diff --git a/tools/perf/pmu-events/arch/arm64/mapfile.csv b/tools/perf/pmu-events/arch/arm64/mapfile.csv
    index 154d1fc61ee4..9d8ebe3ea6d2 100644
    --- a/tools/perf/pmu-events/arch/arm64/mapfile.csv
    +++ b/tools/perf/pmu-events/arch/arm64/mapfile.csv
    @@ -13,6 +13,7 @@
    #
    #Family-model,Version,Filename,EventType
    0x00000000410fc050,v1,arm/cortex-a5,core
    +0x00000000410fc070,v1,arm/cortex-a7,core
    0x00000000410fd030,v1,arm/cortex-a53,core
    0x00000000420f1000,v1,arm/cortex-a53,core
    0x00000000410fd070,v1,arm/cortex-a57-a72,core
    --
    2.25.1
    \
     
     \ /
      Last update: 2022-05-10 12:51    [W:4.927 / U:0.016 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site