lkml.org 
[lkml]   [2022]   [Feb]   [7]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [PATCH V1 04/10] dt-bindings: PHY: P2U: Add support for Tegra234 P2U block
From
On 2022-02-05 18:21, Vidya Sagar wrote:
> Subject:
> [PATCH V1 04/10] dt-bindings: PHY: P2U: Add support for Tegra234 P2U block
> From:
> Vidya Sagar <vidyas@nvidia.com>
> Date:
> 2022-02-05, 18:21
>
> To:
> <bhelgaas@google.com>, <lorenzo.pieralisi@arm.com>,
> <robh+dt@kernel.org>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com>
> CC:
> <kishon@ti.com>, <vkoul@kernel.org>, <kw@linux.com>,
> <krzysztof.kozlowski@canonical.com>, <p.zabel@pengutronix.de>,
> <mperttunen@nvidia.com>, <linux-pci@vger.kernel.org>,
> <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
> <linux-kernel@vger.kernel.org>, <linux-phy@lists.infradead.org>,
> <kthota@nvidia.com>, <mmaddireddy@nvidia.com>, <vidyas@nvidia.com>,
> <sagar.tv@gmail.com>
>
>
> Add support for Tegra234 P2U (PIPE to UPHY) module block which is a glue
> module instantiated once for each PCIe lane between Synopsys DesignWare
> core based PCIe IP and Universal PHY block.
>
> Signed-off-by: Vidya Sagar<vidyas@nvidia.com>
> ---
> .../bindings/phy/phy-tegra194-p2u.yaml | 17 +++++++++++++----
> 1 file changed, 13 insertions(+), 4 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/phy/phy-tegra194-p2u.yaml b/Documentation/devicetree/bindings/phy/phy-tegra194-p2u.yaml
> index 9a89d05efbda..6ba1f69b1126 100644
> --- a/Documentation/devicetree/bindings/phy/phy-tegra194-p2u.yaml
> +++ b/Documentation/devicetree/bindings/phy/phy-tegra194-p2u.yaml
> @@ -4,7 +4,7 @@
> $id:"http://devicetree.org/schemas/phy/phy-tegra194-p2u.yaml#"
> $schema:"http://devicetree.org/meta-schemas/core.yaml#"
>
> -title: NVIDIA Tegra194 P2U binding
> +title: NVIDIA Tegra194 & Tegra234 P2U binding
>
> maintainers:
> - Thierry Reding<treding@nvidia.com>
> @@ -12,13 +12,17 @@ maintainers:
> description: >
> Tegra194 has two PHY bricks namely HSIO (High Speed IO) and NVHS (NVIDIA High
> Speed) each interfacing with 12 and 8 P2U instances respectively.
> + Tegra234 has three PHY bricks namesly HSIO, NVHS and GBE (Gigabit Ethernet)

typo: namely

\
 
 \ /
  Last update: 2022-02-07 08:09    [W:0.234 / U:0.204 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site