Quoting Rohit Agarwal (2022-02-21 20:56:21)> Add information for Cortex A7 PLL clock in Qualcomm> platform SDX65.> > Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com>> ---Reviewed-by: Stephen Boyd <sboyd@kernel.org>