lkml.org 
[lkml]   [2022]   [Dec]   [20]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v2 7/9] arm64: dts: renesas: r9a07g043u: Add IRQC node
    Date
    From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>

    Add IRQC node to R9A07G043 (RZ/G2UL) SoC DTSI.

    Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
    ---
    v1 -> v2
    * Moved irqc node completely to rzg2ul SoC DTSI
    * Added interrupt-names
    ---
    arch/arm64/boot/dts/renesas/r9a07g043u.dtsi | 68 +++++++++++++++++++++
    1 file changed, 68 insertions(+)

    diff --git a/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi b/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi
    index 6af5f3bca2d1..c6e25ad98011 100644
    --- a/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi
    +++ b/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi
    @@ -52,6 +52,74 @@ timer {
    &soc {
    interrupt-parent = <&gic>;

    + irqc: interrupt-controller@110a0000 {
    + compatible = "renesas,r9a07g043u-irqc",
    + "renesas,rzg2ul-irqc";
    + reg = <0 0x110a0000 0 0x10000>;
    + #interrupt-cells = <2>;
    + #address-cells = <0>;
    + interrupt-controller;
    + interrupts = <SOC_PERIPHERAL_IRQ(0) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(1) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(2) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(3) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(4) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(5) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(6) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(7) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(8) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(444) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(445) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(446) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(447) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(448) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(449) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(450) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(451) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(452) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(453) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(454) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(455) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(456) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(457) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(458) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(459) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(460) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(461) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(462) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(463) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(464) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(465) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(466) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(467) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(468) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(469) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(470) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(471) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(472) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(473) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(474) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(475) IRQ_TYPE_LEVEL_HIGH>,
    + <SOC_PERIPHERAL_IRQ(25) IRQ_TYPE_EDGE_RISING>;
    + interrupt-names = "nmi",
    + "irq0", "irq1", "irq2", "irq3",
    + "irq4", "irq5", "irq6", "irq7",
    + "tint0", "tint1", "tint2", "tint3",
    + "tint4", "tint5", "tint6", "tint7",
    + "tint8", "tint9", "tint10", "tint11",
    + "tint12", "tint13", "tint14", "tint15",
    + "tint16", "tint17", "tint18", "tint19",
    + "tint20", "tint21", "tint22", "tint23",
    + "tint24", "tint25", "tint26", "tint27",
    + "tint28", "tint29", "tint30", "tint31",
    + "bus-err";
    + clocks = <&cpg CPG_MOD R9A07G043_IA55_CLK>,
    + <&cpg CPG_MOD R9A07G043_IA55_PCLK>;
    + clock-names = "clk", "pclk";
    + power-domains = <&cpg>;
    + resets = <&cpg R9A07G043_IA55_RESETN>;
    + };
    +
    gic: interrupt-controller@11900000 {
    compatible = "arm,gic-v3";
    #interrupt-cells = <3>;
    --
    2.25.1
    \
     
     \ /
      Last update: 2023-03-26 23:16    [W:6.029 / U:0.040 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site