lkml.org 
[lkml]   [2022]   [Dec]   [19]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v3 01/15] dt-bindings: arm: msm: Update the maintainers for LLCC
    Date
    Rishabh Bhatnagar has left Qualcomm, and there is no evidence of him
    maintaining with a new identity. So his entry needs to be removed.

    Also, Sai Prakash Ranjan's email address should be updated to use
    quicinc domain.

    Cc: Sai Prakash Ranjan <quic_saipraka@quicinc.com>
    Acked-by: Sai Prakash Ranjan <quic_saipraka@quicinc.com>
    Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
    Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
    ---
    Documentation/devicetree/bindings/arm/msm/qcom,llcc.yaml | 3 +--
    1 file changed, 1 insertion(+), 2 deletions(-)

    diff --git a/Documentation/devicetree/bindings/arm/msm/qcom,llcc.yaml b/Documentation/devicetree/bindings/arm/msm/qcom,llcc.yaml
    index 38efcad56dbd..d1df49ffcc1b 100644
    --- a/Documentation/devicetree/bindings/arm/msm/qcom,llcc.yaml
    +++ b/Documentation/devicetree/bindings/arm/msm/qcom,llcc.yaml
    @@ -7,8 +7,7 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
    title: Last Level Cache Controller

    maintainers:
    - - Rishabh Bhatnagar <rishabhb@codeaurora.org>
    - - Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
    + - Sai Prakash Ranjan <quic_saipraka@quicinc.com>

    description: |
    LLCC (Last Level Cache Controller) provides last level of cache memory in SoC,
    --
    2.25.1
    \
     
     \ /
      Last update: 2022-12-19 19:31    [W:4.617 / U:0.124 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site