lkml.org 
[lkml]   [2022]   [Nov]   [2]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRE: [PATCH v2 2/2] dt-bindings: PCI: xilinx-nwl: Convert to YAML schemas of Xilinx NWL PCIe Root Port Bridge
Date
Hi Rob,

Accepted the review comments and ll update the patch and send those again.

Regards,
Thippeswamy H
> -----Original Message-----
> From: Rob Herring <robh@kernel.org>
> Sent: Tuesday, November 1, 2022 5:26 PM
> To: Havalige, Thippeswamy <thippeswamy.havalige@amd.com>
> Cc: robh+dt@kernel.org; bhelgaas@google.com; michals@xilinx.com;
> krzysztof.kozlowski@linaro.org; linux-kernel@vger.kernel.org; Yeleswarapu,
> Nagaradhesh <nagaradhesh.yeleswarapu@amd.com>; linux-
> pci@vger.kernel.org; Gogada, Bharat Kumar
> <bharat.kumar.gogada@amd.com>; devicetree@vger.kernel.org
> Subject: Re: [PATCH v2 2/2] dt-bindings: PCI: xilinx-nwl: Convert to YAML
> schemas of Xilinx NWL PCIe Root Port Bridge
>
>
> On Tue, 01 Nov 2022 10:50:49 +0530, Thippeswamy Havalige wrote:
> > Convert to YAML schemas for Xilinx NWL PCIe Root Port Bridge dt
> > binding.
> >
> > Signed-off-by: Thippeswamy Havalige <thippeswamy.havalige@amd.com>
> > ---
> > .../bindings/pci/xilinx-nwl-pcie.txt | 73 ----------
> > .../bindings/pci/xlnx,nwl-pcie.yaml | 137 ++++++++++++++++++
> > 2 files changed, 137 insertions(+), 73 deletions(-) delete mode
> > 100644 Documentation/devicetree/bindings/pci/xilinx-nwl-pcie.txt
> > create mode 100644
> > Documentation/devicetree/bindings/pci/xlnx,nwl-pcie.yaml
> >
>
> Running 'make dtbs_check' with the schema in this patch gives the following
> warnings. Consider if they are expected or the schema is incorrect. These
> may not be new warnings.
>
> Note that it is not yet a requirement to have 0 warnings for dtbs_check.
> This will change in the future.
>
> Full log is available here: https://patchwork.ozlabs.org/patch/
>
>
> pcie@fd0e0000: Unevaluated properties are not allowed ('iommus', 'power-
> domains' were unexpected)
> arch/arm64/boot/dts/xilinx/avnet-ultra96-rev1.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-sm-k26-revA.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-smk-k26-revA.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zc1232-revA.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zc1254-revA.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zc1275-revA.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm015-dc1.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm016-dc2.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm017-dc3.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm018-dc4.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm019-dc5.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revC.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.0.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.1.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revB.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zcu104-revA.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zcu104-revC.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zcu106-revA.dtb
> arch/arm64/boot/dts/xilinx/zynqmp-zcu111-revA.dtb

\
 
 \ /
  Last update: 2022-11-02 11:13    [W:0.095 / U:1.336 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site