lkml.org 
[lkml]   [2022]   [Jan]   [5]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    From
    Subject[PATCH 0/4] coresight: trbe: Workaround Cortex-A510 erratas
    Date
    	This series adds three different workarounds in the TRBE driver for
    Cortex-A510 specific erratas. But first, this adds Cortex-A510 specific cpu
    part number definition in the platform. This series applies on 5.16-rc8.

    Relevant errata documents can be found here.

    https://developer.arm.com/documentation/SDEN2397239/900
    https://developer.arm.com/documentation/SDEN2397589/900

    Cc: Catalin Marinas <catalin.marinas@arm.com>
    Cc: Will Deacon <will@kernel.org>
    Cc: Mathieu Poirier <mathieu.poirier@linaro.org>
    Cc: Suzuki Poulose <suzuki.poulose@arm.com>
    Cc: coresight@lists.linaro.org
    Cc: linux-doc@vger.kernel.org
    Cc: linux-arm-kernel@lists.infradead.org
    Cc: linux-kernel@vger.kernel.org

    Anshuman Khandual (4):
    arm64: Add Cortex-A510 CPU part definition
    coresight: trbe: Work around the ignored system register writes
    coresight: trbe: Work around the invalid prohibited states
    coresight: trbe: Workaround TRBE trace data corruption

    Documentation/arm64/silicon-errata.rst | 6 +
    arch/arm64/Kconfig | 57 ++++++++++
    arch/arm64/include/asm/cputype.h | 2 +
    arch/arm64/kernel/cpu_errata.c | 27 +++++
    arch/arm64/tools/cpucaps | 3 +
    drivers/hwtracing/coresight/coresight-trbe.c | 111 ++++++++++++++-----
    drivers/hwtracing/coresight/coresight-trbe.h | 8 --
    7 files changed, 181 insertions(+), 33 deletions(-)

    --
    2.25.1

    \
     
     \ /
      Last update: 2022-01-05 06:07    [W:2.260 / U:0.092 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site