lkml.org 
[lkml]   [2022]   [Jan]   [25]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 1/6] arm64: dts: ti: k3-j721s2-main: Add support for USB
    Date
    Add support for single instance of USB 3.0 controller in J721S2 SoC.

    Signed-off-by: Aswath Govindraju <a-govindraju@ti.com>
    ---
    arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 42 ++++++++++++++++++++++
    1 file changed, 42 insertions(+)

    diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi
    index b04db1d3ab61..e651f0af1aaa 100644
    --- a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi
    +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi
    @@ -26,6 +26,20 @@
    };
    };

    + scm_conf: scm-conf@104000 {
    + compatible = "ti,j721e-system-controller", "syscon", "simple-mfd";
    + reg = <0x00 0x00104000 0x00 0x18000>;
    + #address-cells = <1>;
    + #size-cells = <1>;
    + ranges = <0x00 0x00 0x00104000 0x18000>;
    +
    + usb_serdes_mux: mux-controller@0 {
    + compatible = "mmio-mux";
    + #mux-control-cells = <1>;
    + mux-reg-masks = <0x0 0x8000000>; /* USB0 to SERDES0 lane 1/3 mux */
    + };
    + };
    +
    gic500: interrupt-controller@1800000 {
    compatible = "arm,gic-v3";
    #address-cells = <2>;
    @@ -683,6 +697,34 @@
    };
    };

    + usbss0: cdns-usb@4104000 {
    + compatible = "ti,j721e-usb";
    + reg = <0x00 0x04104000 0x00 0x100>;
    + clocks = <&k3_clks 360 16>, <&k3_clks 360 15>;
    + clock-names = "ref", "lpm";
    + assigned-clocks = <&k3_clks 360 16>; /* USB2_REFCLK */
    + assigned-clock-parents = <&k3_clks 360 17>;
    + power-domains = <&k3_pds 360 TI_SCI_PD_EXCLUSIVE>;
    + #address-cells = <2>;
    + #size-cells = <2>;
    + ranges;
    + dma-coherent;
    +
    + usb0: usb@6000000 {
    + compatible = "cdns,usb3";
    + reg = <0x00 0x06000000 0x00 0x10000>,
    + <0x00 0x06010000 0x00 0x10000>,
    + <0x00 0x06020000 0x00 0x10000>;
    + reg-names = "otg", "xhci", "dev";
    + interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
    + interrupt-names = "host", "peripheral", "otg";
    + maximum-speed = "super-speed";
    + dr_mode = "otg";
    + };
    + };
    +
    main_mcan0: can@2701000 {
    compatible = "bosch,m_can";
    reg = <0x00 0x02701000 0x00 0x200>,
    --
    2.17.1
    \
     
     \ /
      Last update: 2022-01-25 14:18    [W:4.236 / U:0.612 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site