lkml.org 
[lkml]   [2022]   [Jan]   [25]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: [PATCH V3 0/7] coresight: trbe: Workaround Cortex-A510 erratas
From
Date


On 1/25/22 3:32 PM, Suzuki K Poulose wrote:
> On 25/01/2022 03:21, Anshuman Khandual wrote:
>>
>>
>> On 1/11/22 9:08 AM, Anshuman Khandual wrote:
>>>     This series adds three different workarounds in the TRBE driver for
>>> Cortex-A510 specific erratas. But first, this adds Cortex-A510 specific cpu
>>> part number definition in the platform. This series applies on 5.16.
>>>
>>> Relevant errata documents can be found here.
>>>
>>> https://developer.arm.com/documentation/SDEN2397239/900
>>> https://developer.arm.com/documentation/SDEN2397589/900
>>>
>>> Changes in V3:
>>>
>>> - Moved the comment inside trbe_needs_drain_after_disable()
>>> - Moved the comment inside trbe_needs_ctxt_sync_after_enable()
>>>
>>> Changes in V2:
>>>
>>> https://lore.kernel.org/all/1641517808-5735-1-git-send-email-anshuman.khandual@arm.com/
>>>
>>> Accommodated most review comments from the previous version.
>>>
>>> - Split all patches into CPU errata definition, detection and TRBE workarounds
>>> - s/TRBE_WORKAROUND_SYSREG_WRITE_FAILURE/TRBE_NEEDS_DRAIN_AFTER_DISABLE
>>> - s/TRBE_WORKAROUND_CORRUPTION_WITH_ENABLE/TRBE_NEEDS_CTXT_SYNC_AFTER_ENABLE
>>> - s/trbe_may_fail_sysreg_write()/trbe_needs_drain_after_disable()
>>> - s/trbe_may_corrupt_with_enable()/trbe_needs_ctxt_sync_after_enable()
>>> - Updated Kconfig help message for config ARM64_ERRATUM_1902691
>>> - Updated error message for trbe_is_broken() detection
>>> - Added new trblimitr parameter to set_trbe_enabled(), improving performance
>>> - Added COMPILE_TEST dependency in the errata, until TRBE part is available
>>>
>>> Changes in V1:
>>>
>>> https://lore.kernel.org/lkml/1641359159-22726-1-git-send-email-anshuman.khandual@arm.com/
>>>
>>> Cc: Catalin Marinas <catalin.marinas@arm.com>
>>> Cc: Will Deacon <will@kernel.org>
>>> Cc: Mathieu Poirier <mathieu.poirier@linaro.org>
>>> Cc: Suzuki Poulose <suzuki.poulose@arm.com>
>>> Cc: coresight@lists.linaro.org
>>> Cc: linux-doc@vger.kernel.org
>>> Cc: linux-arm-kernel@lists.infradead.org
>>> Cc: linux-kernel@vger.kernel.org
>>>
>>> Anshuman Khandual (7):
>>>    arm64: Add Cortex-A510 CPU part definition
>>>    arm64: errata: Add detection for TRBE ignored system register writes
>>>    arm64: errata: Add detection for TRBE invalid prohibited states
>>>    arm64: errata: Add detection for TRBE trace data corruption
>>>    coresight: trbe: Work around the ignored system register writes
>>>    coresight: trbe: Work around the invalid prohibited states
>>>    coresight: trbe: Work around the trace data corruption
>>
>> Hello Catalin/Mathieu,
>>
>> I am wondering how this series is going to be merged i.e via arm64 or coresight
>> tree ? Also will this require rebasing (and resend) against v5.17-rc1 release.
>> Please do suggest. Thank you.
>
> I would recommend rebasing on rc1.

Sure, will do.

\
 
 \ /
  Last update: 2022-01-25 11:50    [W:0.042 / U:0.324 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site