lkml.org 
[lkml]   [2022]   [Jan]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.16 0639/1039] ARM: dts: qcom: sdx55: fix IPA interconnect definitions
    Date
    From: Alex Elder <elder@linaro.org>

    [ Upstream commit c0d6316c238b1bd743108bd4b08eda364f47c7c9 ]

    The first two interconnects defined for IPA on the SDX55 SoC are
    really two parts of what should be represented as a single path
    between IPA and system memory.

    Fix this by combining the "memory-a" and "memory-b" interconnects
    into a single "memory" interconnect.

    Reported-by: David Heidelberg <david@ixit.cz>
    Tested-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
    Signed-off-by: Alex Elder <elder@linaro.org>
    Signed-off-by: David S. Miller <davem@davemloft.net>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    arch/arm/boot/dts/qcom-sdx55.dtsi | 6 ++----
    1 file changed, 2 insertions(+), 4 deletions(-)

    diff --git a/arch/arm/boot/dts/qcom-sdx55.dtsi b/arch/arm/boot/dts/qcom-sdx55.dtsi
    index 44526ad9d210b..eee2f63b9bbab 100644
    --- a/arch/arm/boot/dts/qcom-sdx55.dtsi
    +++ b/arch/arm/boot/dts/qcom-sdx55.dtsi
    @@ -333,12 +333,10 @@
    clocks = <&rpmhcc RPMH_IPA_CLK>;
    clock-names = "core";

    - interconnects = <&system_noc MASTER_IPA &system_noc SLAVE_SNOC_MEM_NOC_GC>,
    - <&mem_noc MASTER_SNOC_GC_MEM_NOC &mc_virt SLAVE_EBI_CH0>,
    + interconnects = <&system_noc MASTER_IPA &mc_virt SLAVE_EBI_CH0>,
    <&system_noc MASTER_IPA &system_noc SLAVE_OCIMEM>,
    <&mem_noc MASTER_AMPSS_M0 &system_noc SLAVE_IPA_CFG>;
    - interconnect-names = "memory-a",
    - "memory-b",
    + interconnect-names = "memory",
    "imem",
    "config";

    --
    2.34.1


    \
     
     \ /
      Last update: 2022-01-25 01:11    [W:2.807 / U:0.660 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site