lkml.org 
[lkml]   [2021]   [Sep]   [2]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
Patch in this message
/
From
Subject[PATCH 2/2] dt-bindings: dsp: fsl: Add DSP optional clocks documentation
Date
From: Daniel Baluta <daniel.baluta@nxp.com>

DSP node on the Linux kernel side must also take care of enabling
DAI/DMA related clocks.

By design we choose to manage DAI/DMA clocks from the kernel side because of
the architecture of some i.MX8 boards.

Clocks are handled by a special M4 core which runs a special firmware
called SCFW (System Controler firmware).

This communicates with A cores running Linux via a special Messaging
Unit and implements a custom API which is already implemented by the
Linux kernel i.MX clocks implementation.

Note that these clocks are optional. We can use the DSP without them.

Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
---
.../devicetree/bindings/dsp/fsl,dsp.yaml | 33 +++++++++++++++++++
1 file changed, 33 insertions(+)

diff --git a/Documentation/devicetree/bindings/dsp/fsl,dsp.yaml b/Documentation/devicetree/bindings/dsp/fsl,dsp.yaml
index 7afc9f2be13a..1453668c0194 100644
--- a/Documentation/devicetree/bindings/dsp/fsl,dsp.yaml
+++ b/Documentation/devicetree/bindings/dsp/fsl,dsp.yaml
@@ -24,16 +24,49 @@ properties:
maxItems: 1

clocks:
+ minItems: 3
items:
- description: ipg clock
- description: ocram clock
- description: core clock
+ - description: esai0 core clock for accessing registers
+ - description: esai0 baud clock
+ - description: esai0 system clock
+ - description: esai0 spba clock required when ESAI is placed in slave mode
+ - description: SAI1 bus clock
+ - description: SAI1 master clock 0
+ - description: SAI1 master clock 1
+ - description: SAI1 master clock 2
+ - description: SAI1 master clock 3
+ - description: SAI3 bus clock
+ - description: SAI3 master clock 0
+ - description: SAI3 master clock 1
+ - description: SAI3 master clock 2
+ - description: SAI3 master clock 3
+ - description: SDMA3 root clock used for accessing registers
+

clock-names:
+ minItems: 3
items:
- const: ipg
- const: ocram
- const: core
+ - const: esai0_core
+ - const: esai0_extal
+ - const: esai0_fsys
+ - const: esai0_spba
+ - const: sai1_bus
+ - const: sai1_mclk0
+ - const: sai1_mclk1
+ - const: sai1_mclk2
+ - const: sai1_mclk3
+ - const: sai3_bus
+ - const: sai3_mclk0
+ - const: sai3_mclk1
+ - const: sai3_mclk2
+ - const: sai3_mclk3
+ - const: smda3_root

power-domains:
description:
--
2.27.0
\
 
 \ /
  Last update: 2021-09-02 14:34    [W:0.054 / U:1.300 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site